## 16Mx32 SDRAM

#### **FEATURES**

- 40% Space Savings vs. Monolithic Solution
- Reduced System Inductance and Capacitance
- 3.3V Operating Supply Voltage
- Fully Synchronous to Positive Clock Edge
- Clock Frequencies of 100MHz 133MHz
- **Burst Operation** 
  - · Sequential or Interleave
  - Burst Length = Programmable 1, 2, 4, 8 or Full Page
  - · Burst Read and Write
  - · Multiple Burst Read and Single Write
- Data Mask Control Per Byte
- Auto and Self Refresh
- **Automatic and Controlled Precharge Commands**
- Suspend Mode and Power Down Mode
- 119 Pin BGA, 17mm x 23mm

## PIN CONFIGURATION (Top view)

1	2	3	4	5	6	7	
Vccq	NC	BA0	BA0 NC		A7	Vccq	Α
NC	NC	A12	CAS#	A11	NC	NC	В
NC	NC	BA1	Vcc	A9	A8	NC	С
DQC	NC	Vss	NC	Vss	NC	DQB	D
DQC	DQC	Vss	CE#	Vss	DQB	DQB	Е
Vccq	DQC	Vss	RAS#	Vss	DQB	Vccq	F
DQC	DQC	DQMC	NC	DQMB	DQB	DQB	G
DQC	DQC	Vss	CKE	Vss	DQB	DQB	Н
Vccq	Vcc	NC	Vcc	NC	Vcc	Vccq	J
DQD	DQD	Vss	CK	Vss	DQA	DQA	K
DQD	DQD	DQMD	NC	DQMA	DQA	DQA	L
Vccq	DQD	Vss	WE#	Vss	DQA	Vccq	М
DQD	DQD	Vss	A1	Vss	DQA	DQA	N
DQD	NC	Vss	A0	Vss	NC	DQA	Р
NC	A6	NC	Vcc	NC	A2	NC	R
NC	NC	A5	A4	A3	NC	NC	Т
Vccq	NC	NC	NC	NC	NC	Vccq	U
1	2	3	4	5	6	7	
	Vccq NC NC DQC DQC Vccq DQC Vccq DQC Vccq DQD C Vccq DQD C Vccq DQD C C C C C C C C C C C C C C C C C C	Vccq         NC           NC         NC           NC         NC           NC         NC           DQC         NC           DQC         DQC           Vccq         DQC           DQC         DQC           Vccq         DQC           DQD         DQD           DQD         DQD           DQD         DQD           DQD         DQD           DQD         DQD           DQD         NC           NC         A6           NC         NC           Vccq         NC           Vccq         NC	Vccq         NC         BA0           NC         NC         A12           NC         NC         BA1           DQC         NC         Vss           DQC         DQC         Vss           Vccq         DQC         DQMC           DQC         DQC         DQMC           DQC         DQC         Vss           Vccq         Vcc         NC           DQD         DQD         Vss           DQD         DQD         DQMD           Vccq         DQD         Vss           DQD         DQD         Vss           DQD         DQD         Vss           DQD         NC         Vss           NC         A6         NC           NC         NC         NC           Vccq         NC         NC	Vccq         NC         BA0         NC           NC         NC         A12         CAS#           NC         NC         BA1         Vcc           DQC         NC         Vss         NC           DQC         DQC         Vss         CE#           Vccq         DQC         DQMC         NC           DQC         DQC         Vss         CKE           DQC         DQC         Vss         CK           DQC         DQC         Vss         CK           DQD         DQD         Vss         CK           DQD         DQD         Vss         WE#           DQD         DQD         Vss         A1           DQD         NC         Vss         A0           NC         A6         NC         Vcc           NC         NC         NC         NC	Vccq         NC         BA0         NC         A10           NC         NC         A12         CAS#         A11           NC         NC         BA1         Vcc         A9           DQC         NC         Vss         NC         Vss           DQC         DQC         Vss         CE#         Vss           Vccq         DQC         Vss         RAS#         Vss           DQC         DQC         DQMC         NC         DQMB           DQC         DQC         Vss         CKE         Vss           Vccq         Vcc         NC         Vcc         NC           DQD         DQD         Vss         CK         Vss           DQD         DQD         Vss         CK         Vss           DQD         DQD         Vss         WE#         Vss           DQD         DQD         Vss         A1         Vss           DQD         NC         Vss         A0         Vss           NC         A6         NC         Vcc         NC           NC         NC         NC         NC         NC	Vccq         NC         BA0         NC         A10         A7           NC         NC         A12         CAS#         A11         NC           NC         NC         A8         Vcc         A9         A8           DQC         NC         Vss         NC         Vss         NC           DQC         DQC         Vss         CE#         Vss         DQB           Vccq         DQC         Vss         RAS#         Vss         DQB           DQC         DQC         Vss         CKE         Vss         DQB           DQC         DQC         Vss         CKE         Vss         DQB           DQC         DQC         Vss         CKE         Vss         DQB           Vccq         Vcc         NC         Vcc         NC         Vcc           DQD         DQD         Vss         CK         Vss         DQA           DQD         DQD         Vss         WE#         Vss         DQA           DQD         DQD         Vss         A1         Vss         DQA           DQD         NC         Vss         A0         Vss         NC           NC	Vccq         NC         BA0         NC         A10         A7         Vccq           NC         NC         A12         CAS#         A11         NC         NC           NC         NC         BA1         Vcc         A9         A8         NC           DQC         NC         Vss         NC         Vss         NC         DQB           DQC         DQC         Vss         CE#         Vss         DQB         DQB           Vccq         DQC         Vss         RAS#         Vss         DQB         Vccq           DQC         DQC         Vss         CKE         Vss         DQB         DQB           Vccq         Vcc         NC         Vcc         NC         Vcc         Vcc           DQD         DQD         Vss         CK         Vss         DQA         Vccq           DQD         DQD <td< td=""></td<>

### **DESCRIPTION**

The WED3DL3216V is an 16Mx32 Synchronous DRAM configured as 4x4Mx32. The SDRAM BGA is constructed with two 16Mx16 SDRAM die mounted on a multi-laver laminate substrate and packaged in a 119 lead, 17mm by 23mm, BGA.

The WED3DL3216V is available in clock speeds of 133MHz, 125MHz, and 100MHz. The range of operating frequencies, programmable burst lengths and programmable latencies allow the same device to be useful for a variety of high bandwidth, high performance memory system applications.

The package and design provides performance enhancements via a 50% reduction in capacitance vs. two monolithic devices. The design includes internal ground and power planes which reduces inductance on the ground and power pins allowing for improved decoupling and a reduction in system noise.


#### **PIN DESCRIPTION**

A0 – A12	Address Bus
BA0-1	Bank Select Addresses
DQ	Data Bus
CK	Clock
CKE	Clock Enable
DQM	Data Input/Output Mask
RAS#	Row Address Strobe
CAS#	Column Address Strobe
CE#	Chip Enable
Vcc	Power Supply pins, 3.3V
Vccq	Data Bus Power Supply pins,3.3V
Vss	Ground pins



## WHITE ELECTRONIC DESIGNS WED3DL3216V

#### 16MX32 SDRAM BLOCK DIAGRAM



#### INPUT/OUTPUT FUNCTIONAL DESCRIPTION

Symbol	Туре	Signal	Polarity	Function
CK	Input	Pulse	Positive Edge	The system clock input. All of the SDRAM inputs are sampled on the rising edge of the clock
CKE	Input	Level	Active High	Activates the CK signal when high and deactivates the CK signal when low. By deactivating the clock, CKE low initiates the Power Down mode, Suspend mode, or the Self Refresh mode
CE#	Input	Pulse	Active Low	CE# disable or enable device operation by masking or enabling all inputs except CK, CKE and DQM.
RAS#, CAS#, WE#	Input	Pulse	Active Low	When sampled at the positive rising edge of the clock, CAS#, RAS# and WE# define the operation to be executed by the SDRAM
BA0, BA1	Input	Level	-	Selects which SDRAM bank is to be active.
		Level		During a Bank Activate command cycle, A0-12 defines the row address (RA0-12) when sampled at the rising clock edge.
A0-12	Input		-	During a Read or Write command cycle, A0-9 defines the column address (CA0-9) when sampled at the rising edge of the clock. In addition to the row address, A10/AP is used to invoke Autoprecharge operation at the end of the Burst Read or Write cycle. If A10/AP is high, autoprecharge is selected and BA0, BA1 defines the bank to be precharged. If A10/AP is low, autoprecharge is disabled.
				During a Precharge command cycle, A10/AP is used in conjunction with BA0, BA1 to control which bank(s) to precharge. If A10/AP is high, all banks will be precharged regardless of the state of BA0, BA1. If A10/AP is low, than BA0, BA1 is used to define which bank to precharge.
DQ	Input/Output	Level	-	Data Input/Output are multiplexed on the same pins

## **ABSOLUTE MAXIMUM RATINGS\***

Parameter	Symbol	Min	Max	Units
Power Supply Voltage	Vcc/Vccq	-1.0	+4.6	V
Input Voltage	VIN	-1.0	+4.6	V
Output Voltage	Vout	-1.0	+4.6	V
Operating Temperature	Topr	-0	+70	°C
Storage Temperature	T <sub>TSG</sub>	-55	+125	°C
Power Dissipation	PD	_	1.5	W
Short Circuit Output Current	los	_	50	mA

<sup>\*</sup> Stress greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions greater than those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.



## RECOMMENDED DC OPERATING CONDITIONS

(Voltage Referenced to: Vss = 0V, 0°C  $\leq$  Ta  $\leq$  70°C; Commercial or Ta = -40°C to +85°C; Industrial)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	Vcc/Vccq	3.0	3.3	3.6	V
Input High Voltage	ViH	2.0	3.0	Vcc +0.3	V
Input Low Voltage	VIL	-0.3	_	0.8	V
Output High Voltage (Іон = -2mA)	Vон	2.4	_	_	V
Output Low Voltage (IoL = 2mA)	Vol	_	_	0.4	V
Input Leakage Voltage	l <sub>IL</sub>	-5	_	5	μΑ
Output Leakage Voltage	loL	-5	_	5	μΑ

### **CAPACITANCE**

 $(T_A = 25^{\circ}C, f = 1MHz, V_{CC} = 3.3V)$ 

Parameter	Symbol	Max	Unit
Input Capacitance	Cl1	4	pF
Input/Output Capacitance (DQ)	Соит	5	pF



## OPERATING CURRENT CHARACTERISTICS

(Vcc = 3.3V, Ta =  $0^{\circ}$ C to  $70^{\circ}$ C; Commercial or TA =  $-40^{\circ}$ C to  $+85^{\circ}$ C; Industrial)

Parameter	Symbol	Conditions	-7	-8	-10	Units
Operating Current (One Bank Active) <sup>1</sup>	Icc1	Burst Length = 1, t <sub>RC</sub> ≥ t <sub>RC</sub> (min), lo <sub>L</sub> = 0mA	300	280	260	mA
Operating Current (Burst Mode) <sup>1</sup>	Icc4	Page Burst, 4 banks active, tccp = 2 clocks	300	280	260	mA
Precharge Standby Current	lcc2P	CKE ≤ V <sub>IL</sub> (max), tcc = 15ns	2	2	2	mA
in Power Down Mode	Icc2PS	CKE, CK ≤ V <sub>IL</sub> (max), tcc = ∞, Inputs Stable	2	2	2	mA
Precharge Standby Current	ICC1N	CKE = ViH, tcc = 15ns Input Change one time every 30ns	140	140	140	mA
in Non-Power Down Mode	Icc1NS	CKE ≥ $V_{IH}$ (min), $t_{CC} = \infty$ No Input Change	70	70	70	mA
Precharge Standby Current	Іссзр	CKE ≤ V <sub>IL</sub> (max), tcc = 15ns	12	12	12	mA
in Power Down Mode	Icc3PS	CKE ≤ V <sub>IL</sub> (max), tcc = ∞	12	12	12	mA
Active Standby Current in Non-Power Down Mode	Іссзи	CKE = ViH, tcc = 15ns Input Change one time every 30ns	60	60	60	mA
(One Bank Active)	Icc3NS	CKE $\geq$ V <sub>IH</sub> (min), t <sub>CC</sub> = $\infty$ , No Input Change	50	50	50	mA
Refresh Current <sup>2</sup>	Icc5	t <sub>RC</sub> ≥ t <sub>RC</sub> (min)	600	570	550	mA
Self Refresh Current	Icc6	CKE ≤ 0.2V	6.5	6.5	6.5	mA

- 1. Measured with outputs open.
- 2. Refresh period is 64ms.

#### **SDRAM AC CHARACTERISTICS**

Demonstra		0	133	MHz	125MHz		100MHz		11
Parameter		Symbol	Min	Max	Min	Max	Min	Max	Units
	CL = 3	tcc	7	1000	8	1000	10	1000	no
	CL = 2	tcc	7.5	1000	10	1000	12	1000	ns
Clock to valid Output delay <sup>1,2</sup>		tsac		5.4		6		7	ns
Output Data Hold Time <sup>2</sup>		tон	3		3		3		ns
Clock HIGH Pulse Width <sup>3</sup>		tсн	2.5		3		3		ns
Clock LOW Pulse Width <sup>3</sup>		tcL	2.5		3		3		ns
Input Setup Time <sup>3</sup>		tss	1.5		2		2		ns
Input Hold Time <sup>3</sup>		tsн	0.8		1		1		ns
CK to Output Low-Z <sup>2</sup>		tslz	2		2	<u></u>	2		ns
CK to Output High-Z		tsHZ		5.4	. A.	6		7	ns
Row Active to Row Active Delay <sup>4</sup>		trrd	24	25.0	20	-	20		ns
RAS to CAS Delay <sup>4</sup>		trcd	24	12 19	20	$ST_{I}$	20		ns
Row Precharge Time <sup>4</sup>		trp	24	2	20		20		ns
Row Active Time <sup>4</sup>		tras	60	10,000	50	10,000	50	10,000	ns
Row Cycle Time - Operation <sup>4</sup>		tRC	90		70		80		ns
Row Cycle Time - Auto Refresh <sup>4,8</sup>	-	trec	90		70		80		ns
Last Data in to New Column Address Delay <sup>5</sup>		tcdl	1		1		1		CK
Last Data in to Row Precharge⁵		trdl	1		1		1		CK
Last Data in to Burst Stop <sup>5</sup>		tBDL	1		1		1		CK
Column Address to Column Address Delay <sup>6</sup>		tccd	1.5		1.5		1.5		CK
Number of Valid OutputData <sup>7</sup>			2		2		2		ea
Trumbor or valid OutputData			1		1		2		Ca

- Parameters depend on programmed CAS latency. 1.
- 2. If clock rise time is longer than 1ns (trise/2 -0.5)ns should be added to the parameter.
- Assumed input rise and fall time = 1ns. If trise or trall are longer than 1ns. [(trise = trall)/2] 1ns should be added to the parameter.
- The minimum number of clock cycles required is determined by dividing the minimum time required by the clock cycle time and then rounding up to the next higher integer.
- 5. Minimum delay is required to complete write.
- All devices allow every cycle column address changes. 6.
- In case of row precharge interrupt, auto precharge and read burst stop.

#### **COMMAND TRUTH TABLE**

	(	CKE									
Function	Previous Cycle	Current Cycle	CE#	RAS#	CAS#	WE#	DQM	ВА	A0-A10	A12, A11,	Notes
Register Mode Register Set	Н	Х	L	L	L	L	Х		OP COD	E	
Refresh Auto Refresh (CBR)	Н	Н	L	L	L	Н	Х	Χ	Х	Х	
Entry Self Refresh	Н	L	L	L	L	Н	Х	Х	Х	Х	
Precharge Single Bank Prechar	ge H	Х	L	L	Н	L	Х	ВА	L	Х	2
Precharge all Banks	Н	X	L	L	Н	L	Х	Χ	Н	X	
Bank Activate	Н	Х	L	L	Н	Н	Х	ВА	Row Address		2
Write	Н	Х	L	Н	L	L	Х	ВА	L	Column	2
Write with Auto Precharge	Н	Х	L	Н	L	L	Χ	ВА	Н	Column	2
Read	Н	X	L	Н	L	L	Х	BA	L	Column	2
Read with Auto Precharge	Н	X	L	Н	L	His	X	BA	Н	Column	2
Burst Termination	Н	X	L	Н	H 🎻	L 139	Χ	X	Х	Х	3
No Operation	Н	Х	L	H.	H.	H	X	X	X	Х	
Device Deselect	Н	Х	Н	X	X	X	X	X	Х	Х	
Clock Suspend/Standby Mode	L	X	X	X	X	X	Х	Χ	Х	Х	4
Data Write/Output Disable	Н	X	X	X	X	Х	L	Χ	Х	Х	5
Data Mask/Output Disable	Н	X	X	X	Х	Х	Н	Χ	Х	Х	5
Dawar Dawa Mada	ntry X	1	H	Х	Х	Х	Х	Χ	Х	Х	6
Power Down Mode	xit X	Н	Н	Х	Х	Х	Х	Х	Х	Х	6

#### NOTES:

- All of the SDRAM operations are defined by states of CE#, WE#, RAS#, CAS#, and DQM at the positive rising edge of the clock.
- Bank Select (BA), if BA = 0 then bank A is selected, if BA = 1 then bank B is selected. 2.
- 3 During a Burst Write cycle there is a zero clock delay, for a Burst Read cycle the delay is equal to the CAS latency.
- 4. During normal access mode, CKE is held high and CK is enabled. When it is low, it freezes the internal clock and extends data Read and Write operations. One clock delay is required for mode entry and exit.
- The DQM has two functions for the data DQ Read and Write operations. During a Read cycle, when DQM goes high at a clock timing the data outputs are disabled and become high impedance after a two clock delay. DQM also provides a data mask function for Write cycles. When it activates, the Write operation at the clock is prohibited (zero clock latency).

All banks must be precharged before entering the Power Down Mode. The Power Down Mode does not preform any Refresh operations, therefore the device can't remain in this mode longer than the Refresh period (tREF) of the device. One clock delay is required for mode entry and exit.

## **CLOCK ENABLE (CKE0) TRUTH TABLE**

	CK	E			Com	mand					
Current State	Previous Cycle	Current Cycle	CE#	RAS#	CAS#	WE#	BA0-1	A10-11	Action	Notes	
	Н	Х	Χ	Х	Х	Х	Х	Х	INVALID	1	
	L	Н	Н	Х	Х	Х	Х	Х	Exit Self Refresh with Device Deselect		
	L	Н	L	Н	Н	Н	Х	Х	Exit Self Refresh with No Operation		
Self Refresh	L	Н	L	Н	Н	L	Х	Х	ILLEGAL	2	
	L	Н	L	Н	L	Х	Х	Х	ILLEGAL		
	L	Н	L	L	Х	Х	Х	Х	ILLEGAL		
	L	L	Χ	Х	Х	Х	Х	Х	Maintain Self Refresh		
	Н	Х	Χ	X	Х	Χ	Х	X	INVALID	1	
Power Down	L	Н	Н	Х	Х	Х	Х	Х	Power Down Mode exit, all banks idle	2	
Power Down	L	Н	L	Х	Х	Х	Х	X	ILLEGAL	2	
	Н	Х	L	Н	L	L	X	· 16	Maintain Power Down Mode	2	
	Н	Н	Н	Х	Х	Χ	20 1	2 1	D. C. C. U. J. H. Otata and Caractilla		
	Н	Н	L	Н	Х	X	13.7		Refer to the Idle State section of the Current State Truth Table	3	
	Н	Н	L	L	H	X	4		Current State Truth Table		
	Н	Н	L		N L	Н	X	X	CBR Refresh		
	Н	Н	L	L	T	L	OP (	Code	Mode Register Set	4	
All Banks Idle	Н	L	H	X	Х	X			Refer to the Idle State section of the		
	Н	L	ł	Н	Х	Х			Current State Truth Table	3	
	Н	L	Ļ	L	Н	Χ			Current Glate Half Table		
	Н	L	L	L	L	Н	Х	Х	Entry Self Refresh	4	
	Н	Н	L	L	L	L	OP (	Code	Mode Register Set		
	L	X	Χ	Х	Х	Χ	Х	X	Power Down	4	
Any State	Н	Н	Χ	Х	Х	Х	Х	Х	Refer to the Operations in the Current State Truth Table		
other than	Н	L	Χ	Х	Х	Х	Χ	Х	Begin Clock Suspend next cycle	5	
listed above	L	Н	Χ	Х	Х	Х	Х	Х	Exit Clock Suspend next cycle		
	L	L	Χ	Х	Х	Х	Х	Х	Maintain Clock Suspend		

- 1. For the given Current State CKE must be low in the previous cycle.
- When CKE has a low to high transition, the clock and other inputs are re-enabled asynchronously. The minimum setup time for CKE (tcks) must be satisfied before any command other than Exit is issued.
- The address inputs (A12-0) depend on the command that is issued. See the Idle State section of the Current State Truth Table for more 3. information.
- The Power Down Mode, Self Refresh Mode, and the Mode Register Set can only be entered from the all banks idle state.
- Must be a legal command as defined in the Current State Truth Table.



# WHITE ELECTRONIC DESIGNS WED3DL3216V

### **CURRENT STATE TRUTH TABLE**

0			C	ommand			Action		
Current State	CE#	RAS#	CAS#	WE#	BA <sub>0-1</sub>	A0-A12	Description	Notes	
	L	L	L	L	OP	Code	Mode Register Set	Set the Mode Register	2
	L	L	L	Н	Х	Х	Auto or Self Refresh	Start Auto orSelf Refresh	2,3
	L	L	Н	L	Х	Х	Precharge	No Operation	
	L	L	Н	Н	BA	Row Address	Bank Activate	Activate the specified bank and row	
Idle	L	Н	L	L	BA	Column	Write w/o Precharge	ILLEGAL	4
	L	Н	L	Н	BA	Column	Read w/o Precharge	ILLEGAL	
	L	Н	Н	L	Х	Х	Burst Termination	No Operation	2
	L	Н	Н	Н	Х	Х	No Operation	No Operation	
	Н	Х	Х	Х	Х	Х	Device Deselect	No Operation or Power Down	5
	L	L	L	L		Code	Mode Register Set	ILLEGAL	
	L	L	L	Н	Х	X	Auto or Self Refresh	ILLEGAL	
	L	L	Н	L	Х	X	Precharge	Precharge	6
	L	L	Н	Н	BA	Row Address	Bank Activate	ILLEGAL	2
Row Active	L	Н	L	L	BA	Column	Write	Start Write; Determine if Auto Precharge	-
1 tow 7 touro	L	Н.	L	Н	BA	Column	Read	Start Read; Determine if Auto Precharge	7,8
	L	Н.	Н		X	X	Burst Termination	No Operation	
	L	н	н	Н	X	X	No Operation	No Operation	
	Н	X	X	X	X	X	Device Deselect	No Operation	
	L	L	L	L		Code	Mode Register Set	ILLEGAL	
	L	L	L	Н	X	X	Auto or Self Refresh	ILLEGAL	
	L	L	Н	1	X	X	Precharge		
	L	L	Н	Н			, , , , , , , , , , , , , , , , , , ,	Terminate Burst; Start the Precharge	4
Deed	L	H	Н		BA	Row Address	Bank Activate Write	ILLEGAL	4
Read	L	Н		Н	BA	Column		Terminate Burst; Start the Write cycle	8,9
		_	L		BA	Column	Read	Terminate Burst; Start a new Read cycle	
	L	Н	Н	L	X	X	Burst Termination	Terminate the Burst	
	L	Н	Н	Н	X	X	No Operation	Continue the Burst	
	H	X	X	X	Х	X	Device Deselect	Continue the Burst	
	L	L	L	L		Code	Mode Register Set	ILLEGAL	
	L	L	L	H	X	X	Auto or Self Refresh	ILLEGAL	
	L	L	Н	L	X	X	Precharge	Terminate Burst; Start the Precharge	
	L	L	H	Н	BA	Row Address	Bank Activate	ILLEGAL	4
Write	L	Н	L	L	BA	Column	Write	Terminate Burst; Start a new Write cycle	8,9
	L	Н	L	Н	BA	Column	Read	Terminate Burst; Start the Read cycle	
	L	Н	Н	L	Х	Х	Burst Termination	Terminate the Burst	
	L	Н	Н	Н	X	X	No Operation	Continue the Burst	
	Н	Х	Х	Х	Х	Х	Device Deselect	Continue the Burst	
	L	L	L	L		Code	Mode Register Set	ILLEGAL	
	L	L	L	Н	Х	Х	Auto or Self Refresh	ILLEGAL	
	L	L	Н	L	Х	Х	Precharge	ILLEGAL	4
Read with	L	L	Н	Н	BA	Row Address	Bank Activate	ILLEGAL	
Auto	L	Н	L	L	BA	Column	Write	ILLEGAL	
Precharge	L	Н	L	Н	BA	Column	Read	ILLEGAL	
	L	Н	Н	L	Х	Х	Burst Termination	ILLEGAL	
	L	Н	Н	Н	Х	Х	No Operation	Continue the Burst	
	Н	Х	Х	Х	Х	X	Device Deselect	Continue the Burst	



# WHITE ELECTRONIC DESIGNS WED3DL3216V

## **CURRENT STATE TRUTH TABLE (cont.)**

				Command			Action		
Current State	CE#	RAS#	CAS#	WE#	BA0-1	A0-A12	Description	Notes	
	L	L	L	L		OP Code	Mode Register Set	ILLEGAL	
	L	L	L	Н	Х	Х	Auto orSelf Refresh	ILLEGAL	
	L	L	Н	L	Х	Х	Precharge	ILLEGAL	
	L	L	Н	Н	BA	Row Address	Bank Activate	ILLEGAL	4
Write with	L	Н	L	L	BA	Column	Write	ILLEGAL	
Auto Precharge	L	Н	L	Н	BA	Column	Read	ILLEGAL	
	L	Н	Н	L	Х	Х	Burst Termination	ILLEGAL	
	L	Н	Н	Н	Х	Х	No Operation	Continue the Burst	
	Н	Х	Х	Х	Х	Х	Device Deselect	Continue the Burst	
	L	L	L	L		OP Code	Mode Register Set	ILLEGAL	
	L	L	L	Н	Х	X	Auto orSelf Refresh	ILLEGAL	
	L	L	Н	L	Х	Х	Precharge	No Operation; Bank(s) idle after tre	
	L	L	Н	Н	BA	Row Address	Bank Activate	ILLEGAL	
Precharging	L	Н	L	L	BA	Column	Write w/o Precharge	ILLEGAL	4
		Н	L	Н	BA	Column	Read w/o Precharge	ILLEGAL	
	L	Н	Н	L	X	X	Burst Termination	No Operation; Bank(s) idle after tre	
	L	Н	Н	Н	X	X	No Operation	No Operation; Bank(s) idle after tre	
	Н	X	X	X	X	X	Device Deselect	No Operation; Bank(s) idle after tre	
	L	L	L	L		OP Code	Mode Register Set	ILLEGAL	
	L	L	L	Н	X	X	Auto orSelf Refresh	ILLEGAL	
	L	L	Н	L	X	X	Precharge	ILLEGAL	4
	L	L	Н	Н	BA	Row Address	Bank Activate	ILLEGAL	4,10
Row Activating	L	Н	1		BA	Column	Write	ILLEGAL	4,10
Now Activating		H	4	Н	BA	Column	Read	ILLEGAL	4
	L	Н	Н	1	X	X	Burst Termination	No Operation; Row active after trcb	
	L	Н	Н	Н	X	X			
	Н	Х	Х	Х	X	X	No Operation  Device Deselect	No Operation; Row active after tree	
	L	L	L	L		OP Code		No Operation; Row active after tRCD	
	L	L	L	Н			Mode Register Set	ILLEGAL	
					X	X	Auto orSelf Refresh	ILLEGAL	
	L	L	Н	L	X		Precharge	ILLEGAL	4
Write	L	L	H	H	BA	Row Address	Bank Activate	ILLEGAL	
Recovering	L	H	L	L	BA	Column	Write	Start Write; Determine if Auto Precharge	9
	L	Н	L	H	BA	Column	Read	Start Read; Determine if Auto Precharge	
	L	Н	Н	L	X	X	Burst Termination	No Operation; Row active after tDPL	
	L	Н	Н	Н	X	X	No Operation	No Operation; Row active after tDPL	
	Н	X	X	X	Х	X	Device Deselect	No Operation; Row active after tDPL	
	L	L	L	L		OP Code	Mode Register Set	ILLEGAL	
	L	L	L	Н	Х	Х	Auto orSelf Refresh	ILLEGAL	
	L	L	Н	L	Х	Х	Precharge	ILLEGAL	4
Write	L	L	Н	Н	BA	Row Address	Bank Activate	ILLEGAL	
ecovering with	L	Н	L	L	BA	Column	Write	ILLEGAL	4,9
Auto Precharge	L	Н	L	Н	BA	Column	Read	ILLEGAL	7,0
	L	Н	Н	L	Х	Х	Burst Termination	No Operation; Precharge after tDPL	
	L	Н	Н	Н	Х	Х	No Operation	No Operation; Precharge after topl	
	Н	Х	Х	Х	Х	Х	Device Deselect	No Operation; Precharge after topL	

## **CURRENT STATE TRUTH TABLE (cont.)**

Current	Command						Action		
State	CE#	RAS#	CAS#	WE#	BA0-1	A0-A12	Description	Notes	
Refreshing	L	L	L	L		OP Code	Mode Register Set	ILLEGAL	
	L	L	L	Н	Х	Х	Auto or Self Refresh	ILLEGAL	
	L	L	Н	L	Х	Х	Precharge	ILLEGAL	
	L	L	Н	Н	ВА	Row Address	Bank Activate	ILLEGAL	
	L	Н	L	L	ВА	Column	Write	ILLEGAL	
	L	Н	L	Н	ВА	Column	Read	ILLEGAL	
	L	Н	Н	L	Х	Х	Burst Termination	No Operation; Idle after trc	
	L	Н	Н	Н	Х	Х	No Operation	No Operation; Idle after trc	
	Н	Х	Х	Х	Х	Х	Device Deselect	No Operation; Idle after trc	
Mode Register Accessing	L	L	L	L	(	OP Code	Mode Register Set	ILLEGAL	
	L	L	L	Н	Х	Х	Auto or Self Refresh	ILLEGAL	
	L	L	Н	L	Х	X	Precharge	ILLEGAL	
	L	L	Н	Н	ВА	Row Address	Bank Activate	ILLEGAL	
	L	Н	L	L	ВА	Column	Write	ILLEGAL	
	L	Н	L	Н	ВА	Column	Read	ILLEGAL	
	L	Н	Н	L	X	Х	Burst Termination	ILLEGAL	
	L	Н	Н	Н	Х	X	No Operation	No Operation; Idle after two clock cycles	
	Н	Х	X	Χ	Х	Х	Device Deselect	No Operation; Idle after two clock cycles	


- CKE is assumed to be active (high) in the previous cycle for all entries. The Current State is the state of the bank that the command is being applied to.
- 2 Both Banks must be idle otherwise it is an illegal action.
- If CKE is active (high) the SDRAM starts the Auto (CBR) Refresh operation, if CKE is inactive (low) then the Self Refresh mode is entered.
- The Current State refers only refers to one of the banks, if BA selects this bank then the action is illegal. If BA selects the bank not being referenced by the Current State then the action may be legal depending on the state of that bank.
- 5. If CKE is inactive (low) than the Power Down mode is entered, otherwise there is a No Operation.
- The minimum and maximum Active time (tras) must be satisfied. 6.
- The RAS# to CAS# Delay (tRCD) must occur before the command is given.
- Address A10 is used to determine if the Auto Precharge function is activated.
- The command must satisfy any bus contention, bus turn around, and/or write recovery requirements.
- 10. The command is illegal if the minimum bank to bank delay time (trrb) is not satisfied.

## **MODE REGISTER DEFINITION**





## SINGLE BIT READ-WRITE CYCLE (SAME PAGE) @CAS LATENCY=3, BURST LENGTH=1



## NOTES:

- All input except CKE & DQM can be don't care when CE is high at the CK high going edge.
- 2. Bank active & read/write are controlled by BA0~BA1

BA0	BA1	Active & Read/Write
0	0	Bank A
0	1	Bank B
1	0	Bank C
1	1	Bank D

 A10/AP and BA0~BA1 control bank precharge when precharge command is asserted.

A10/AP	BA0	BA1	Precharge
0	0	0	Bank A
0	0	1	Bank B
0	1	0	Bank C
0	1	1	Bank D
1	х	х	All Banks


Enable and disable auto precharge function are controlled by A10/AP in read/write command.

A10/AP	BA <sub>0</sub>	BA <sub>1</sub>	Operation	
0	0	0	Disable auto precharge, leave bank A active at end of burst.	
	0	1	Disable auto precharge, leave bank B active at end of burst.	
	1	0	Disable auto precharge, leave bank C active at end of burst.	
	1	1	Disable auto precharge, leave bank D active at end of burst.	
1	0	0	Enable auto precharge, precharge bank A at end of burst.	
	0	1	Enable auto precharge, precharge bank B at end of burst.	
	1	0	Enable auto precharge, precharge bank C at end of burst.	
	1	1	Enable auto precharge, precharge bank D at end of burst.	




# White Electronic Designs \_

### **POWER UP SEQUENCE**




## READ & WRITE CYCLE AT SAME BANK @ BURST LENGTH = 4




- 1. Minimum row cycle times are required to complete internal DRAM operation.
- 2. Row precharge can interrupt burst on any cycle. (CAS# Latency 1) number of valid output data is available after Row precharge. Last valid output will be Hi-Z(tsHz) after the clock.
- 3. Access time from Row active command. tcc \*(trcd + CAS# latency 1) + tsac.
- 4. Output will be Hi-Z after the end of burst (1, 2, 4, 8 & full page bit burst).

## PAGE READ & WRITE CYCLE AT SAME BANK @ BURST LENGTH = 4




- 1. To write data before burst read ends, DQM should be asserted three cycles prior to write command to avoid bus contention.
- 2. Row precharge will interrupt writing. Last data input, tRDL before Row precharge, will be written.
- 3. DQM should mask invalid input data on precharge command cycle when asserting precharge before end of burst. Input data after Row precharge cycle will be masked internally.

## PAGE READ CYCLE AT DIFFERENT BANK @ BURST LENGTH = 4




- 1. CE# can be don't cared when RAS#, CAS# and WE# are high at the clock high going edge.
- To interrupt a burst read by row precharge, both the read and the precharge banks must be the same.

## PAGE WRITE CYCLE AT DIFFERENT BANK @ BURST LENGTH = 4



- 1. To interrupt burst write by Row precharge, DQM should be asserted to mask invalid input data.
- 2. To interrupt burst write by Row precharge, both the write and the precharge banks must be the same.


## READ & WRITE CYCLE AT DIFFERENT BANK @ BURST LENGTH = 4



### NOTE:

1. t<sub>CDL</sub> should be met to complete write.

## READ & WRITE CYCLE WITH AUTO PRECHARGE @ BURST LENGTH = 4




### NOTE:

1. tcDL should be controlled to meet minimum tRAS before internal precharge start. (in the case of Burst Length = 1 & 2 and BRSW mode)




## CLOCK SUSPENSION & DQM OPERATION CYCLE @ CAS LATENCY = 2, BURST LENGTH = 4



### NOTE:


DQM is needed to prevent bus contention.

## READ INTERRUPTED BY PRECHARGE COMMAND & READ BURST STOP @ BURST LENGTH = FULL PAGE



- 1. At full page mode, burst is end at the end of burst. So auto precharge is possible.
- 2. About the valid DQs after burst stop, it is same as the case of RAS# interrupt. Both cases are illustrated in above timing diagram. See the label 1, 2. But at burst write, Burst stop and RAS# interrupt should be compared carefully. Refer to the timing diagram of "Full page write burst stop cycle."
- 3. Burst stop is valid at every burst length.


## WRITE INTERRUPTED BY PRECHARGE COMMAND & WRITE BURST STOP CYCLE @ BURST LENGTH = FULL PAGE



- 1. At full page mode, burst is end at the end of burst. So auto precharge is possible.
- Data-in at the cycle of interrupted by precharge cannot be written into the corresponding memory cell. It is defined by AC parameter of tRDL. DQM at write interrupted by
  precharge command is needed to prevent invalid write. DQM should mask invalid input data on precharge command cycle when asserting precharge before end of burst.
  Input data after Row precharge cycle will be masked internally.
- 3. Burst stop is valid at every burst length.




## BURST READ SINGLE BIT WRITE CYCLE @ BURST LENGTH = 2 @ BURST LENGTH = FULL PAGE




- 1. BRSW mode is enabled by setting As "High" at MRS (Mode Register Set). At the BRSW Mode, the burst length at write is fixed to "1" regardless of programmed burst length.
- When BRSW write command with auto precharge is executed, keep it in mind that tras should not be violated. Auto precharge is executed at the burst-end cycle, so in the
  case of BRSW write command, the next cycle starts the precharge.

## ACTIVE/PRECHARGE POWER DOWN MODE @ CAS LATENCY = 2, BURST LENGTH = 4



- 1. Both banks should be in idle state prior to entering precharge power down mode.
- 2. CKE should be set high at least 1 CK + tss prior to Row active command.
- 3. Cannot violate minimum refresh specification (64ms).

#### **SELF REFRESH ENTRY & EXIT CYCLE**




#### NOTES:

## TO ENTER SELF REFRESH MODE

- 1. CE#, RAS# & CAS# with CKE should be low at the same clock cycle.
- 2. After 1 clock cycle, all the inputs including the system clock can be don't care except for CKE.
- 3. The device remains in self refresh mode as long as CKE stays "Low." Once the device enters self refresh mode, minimum tras is required before exit from self refresh.

## TO EXIT SELF REFRESH MODE

- 4. System clock restart and be stable before returning CKE high.
- CE# starts from high.
- 6. Minimum t<sub>RFC</sub> is required after CKE going high to complete self refresh exit.
- 7. 4K cycle of burst auto refresh is required before self refresh entry and after self refresh exit if the system uses burst refresh.




#### NOTES:

Both banks precharge should be completed before Mode Register Set cycle and auto refresh cycle. MODE REGISTER SET CYCLE

- 1. CE#, RAS#, CAS#, & WE# activation at the same clock cycle with address key will set internal mode register.
- 2. Minimum 2 clock cycles should be met before new RAS# activation.
- 3. Please refer to Mode Register Set table.

## **PACKAGE DESCRIPTION 119 PIN BGA** JEDEC MO-163



ALL DIMENSIONS ARE IN MILLIMETERS AND PARENTHETICALLY IN INCHES

## ORDERING INFORMATION

Part Number	Clock Frequency	Package
WED3DL3216V7BC	133MHz	119 BGA
WED3DL3216V8BC	125MHz	119 BGA
WED3DL3216V10BC	100MHz	119 BGA
WED3DL3216V7BI	133MHz, Industrial	119 BGA
WED3DL3216V8BI	125MHz, Industrial	119 BGA
WED3DL3216V10BI	100MHz, Industrial	119 BGA
WED3DL3216V7ES	133MHz, Engineering Samples	119 BGA
WED3DL3216V10ES	100 MHz, Engineering Samples	119 BGA