

# **100 MHZ 3-DIMM SDRAM BUFFER**

## **1. GENERAL DESCRIPTION**

The W83178S is a 13 outputs SDRAM clock buffer for 3-DIMMs models incorporate with W83196S-14 which is the clock synthesizer especially for the 100 MHz models such as Intel BX chipsets. (Refer the datasheet fo Winbond W83196S-14)


The W83178S receives the clock from chipset by the Buffer\_In pin and provides almost zero-delay (less than 4 nS propagation delay) SDRAM buffer outputs for the 13 SDRAM clocks which are synchronous with the CPU clock outputs priovided by W83196S-14. The clock skew between any two clock outputs is less than 250 pS and the output buffer impedance is about 15 ohms.

The W83178S also provides I<sup>2</sup>C serial bus interface to program the registers to enable or disable each SDRAM clock outputs.

# 2. FEATURES


- Supports Intel Pentium II CPUs for BX chipset
- 13 SDRAM clocks for 3-DIMMs
- Clock skew less than 250 pS
- the secon ch Almost none delay Buffer-in controlling SDRAM clocks (<4 nS propagation delay)</li>
- I<sup>2</sup>C 2-wire serial interface
- Programmable registers to enable/stop each output
- Incorporate with W83196S-14
- Packaged in 28-pin SOP

## 3. PIN CONFIGURATION





## 4. BLOCK DIAGRAM



# 5. PIN DESCRIPTION

IN - Input

OUT - Output

I/O - Bi-directional Pin

\* - Internal 250K  $\Omega$  pull-up

SYMBOL	PIN	I/O	FUNCTION
SDRAM [ 0:12]	2, 3, 6, 7, 10, 11, 12, 18, 19, 22, 23, 26, 27	0	SDRAM clock outputs which have the same frequency as CPU clocks.
*SDATA	14	I/O	Serial data of I <sup>2</sup> C 2-wire control interface
*SDCLK	15	IN	Serial clock of I <sup>2</sup> C 2-wire control interface
BUFFER_IN	9	IN	Clock Input from the chipset
Vdd	1, 5, 13, 20, 24, 28	-	Power supply
Vss	4, 8, 16, 17, 21, 25	-	Circuit ground



## 6. FUNCTIONAL DESCRIPTION

#### 6.1 2-Wire I<sup>2</sup>C Control Interface

The clock generator is a slave I2C component which can be read back the data stored in the latches for verification. All proceeding bytes must be sent to change one of the control bytes. The 2-wire control interface allows each clock output individually enabled or disabled. On power up, the W83178S initializes with default register settings, and then it optional to use the 2-wire control interface.

The SDATA signal only changes when the SDCLK signal is low, and is stable when SDCLK is high during normal data transfer. There are only two exceptions. One is a high-to-low transition on SDATA while SDCLK is high used to indicate the beginning of a data transfer cycle. The other is a low-to-high transition on SDATA while SDCLK is high used to indicate the end of a data transfer cycle. Data is always sent as complete 8-bit bytes followed by an acknowledge generated.

Byte writing starts with a start condition followed by 7-bit slave address and [1101 0010], command code checking [0000 0000], and byte count checking. After successful reception of each byte, an acknowledge (low) on the SDATA wire will be generated by the clock chip. Controller can start to write to internal I2C registers after the string of data. The sequence order is as follows:

Bytes sequence order for I<sup>2</sup>C controller:

Clock Address A(6:0) & R/W	Ack	8 bits dummy Command code	Ack	8 bits dummy Byte count	Ack	Byte0,1,2 until Stop
-------------------------------	-----	------------------------------	-----	----------------------------	-----	-------------------------

Set R/W to 1 when read back the data sequence is as follows:

Clock Address	Byte 1 Ack Byte2, 3, 4
A(6:0) & R/W Ack Byte 0 Ack	until Stop

#### 6.2 Serial Control Registers

The Pin column lists the affected pin number and the @PowerUp column gives the state at true power up. Registers are set to the values shown only on true power up. "Command Code" byte and "Byte Count" byte must be sent following the acknowledge of the Address Byte. Although the data (bits) in these two bytes are considered "don't care", they must be sent and will be acknowledge. After that, the below described sequence (Register 0, Register 1, Register 2, ....) will be valid and acknowledged.

BIT	@POWERUP	PIN	DESCRIPTION		
7	1	11	SDRAM5 (Active/Inactive)		
6	1	10	SDRAM4 (Active/Inactive)		
5	-	-	Reserved		
4	-	-	Reserved		
3	1	7	SDRAM3 (Active/Inactive)		
2	1	6	SDRAM2 (Active/Inactive)		
1	1	3	SDRAM1 (Active/Inactive)		
0	1	2	SDRAM0 (Active/Inactive)		

#### 6.2.1 Register 0: (1 = Active, 0 = Inactive)



#### 6.2.2 Register 1: (1 = Active, 0 = Inactive)

BIT	@POWERUP	PIN	DESCRIPTION			
7	1	27	SDRAM11 (Active/Inactive)			
6	1	28	SDRAM10 (Active/Inactive)			
5	1	23	SDRAM9 (Active/Inactive)			
4	1	22	SDRAM8 (Active/Inactive)			
3	1	-	Reserved			
2	1	-	Reserved			
1	1	19	SDRAM7 (Active/Inactive)			
0	1	18	SDRAM6 (Active/Inactive)			
6.2.3 Reg	.2.3 Register 2: (1 = Active, 0 = Inactive)					

#### 6.2.3 Register 2: (1 = Active, 0 = Inactive)

BIT	@POWERUP	PIN	DESCRIPTION
7	х	-	Reserved
6	1	12	SDRAM12 (Active/Inactive)
5	х	-	Reserved
4	х	-	Reserved
3	х	-	Reserved
2	x		Reserved
1	x		Reserved
0	x	-	Reserved

#### 7.0 SPECIFICATIONS

#### 7.1 Absolute Maximum Ratings

Stresses greater than those listed in this table may cause permanent damage to the device. Precautions should be taken to avoid application of any voltage higher than the maximum rated voltages to this circuit. Maximum conditions for extended periods may affect reliability. Unused inputs must always be tied to an appropriate logic voltage level (Ground or VDD).

PARAMETER	SYMBOL	RATING
Voltage on any pin with respect to GND	Vdd, V <sub>in</sub>	-0.5V to +7.0V
Storage Temperature	Tstg	-65° C to +150° C
Ambient Temperature	Тв	-55° C to +125° C
Operating Temperature	ТА	0° C to +70° C

Note: Exposure to conditions beyond those listed under Absolute Maximum Ratings may adversely affect the life and reliability of the device.



#### 7.2 AC Characteristics

PARAMETER	SYM.	MIN.	TYP.	MAX.	UNITS	TEST CONDITIONS
Input Frequency	Fin	0		150	MHz	
Output Rise Time	Tr	1.5		4.0	V/nS	Measured from 0.4V to 2.4V
Output Fall Time	TF	1.5		4.0	V/nS	Measured from 0.4V to 2.4V
Output Skew, Rising Edges	Tsr			250	pS	
Output Skew, Falling Edges	TSF			250	pS	
Output Enable Time	Ten	1.0		8.0	nS	
Output Disable Time	TDIS	1.0		8.0	nS	
Rising Edge Propagation Delay	Tpr	1.0	90	<4.0	nS	0
Falling Edge Propagation Delay	Tpf	1.0		<4.0	nS	
Duty Cycle	TD	45		55	%	Measure at 1.5V
AC Output Impedance	Zo	$\mathbf{X}$	15		Ω	

# 7.3 DC Characteristics

VDD =  $3.3V \pm 5$  %, TA = 0° C to +70° C

PARAMETER	SYM.	MIN.	TYP.	MAX.	UNITS	TEST CONDITIONS
Input Low Voltage	Vi∟	Vss -03		0.8	$V_{dc}$	
Input High Voltage	Vін	2.0		Vdd +0.5	V <sub>dc</sub>	
Input Leakage Current, BUFFER_IN	lι∟	-5		+5	μΑ	
Input Leakage Current	lı∟	-20		+5	μA	
Output Low Voltage	Vol			50	$\mathrm{mV}_{\mathrm{dc}}$	IOL = 1 mA
Output High Voltage	Vон	3.1			$V_{dc}$	Iон = -1 mA
Output Low Current	Iol	65	100	160	mA	VOL = 1.5V
Output High Current	Іон	70	110	185	mA	Vон = 1.5V
Input Pin Capacitance	CIN			5	pF	
Output Pin Capacitance	Соит			6	pF	
Input Pin Inductance	Lin			7	nH	



## 8. ORDERING INFORMATION

PART NUMBER	PACKAGE TYPE	PRODUCTION FLOW
W83178S	28-pin SOP	Commercial, 0° C to +70° C

# 9. HOW TO READ THE TOP MARKING




All the trade marks of products and companies mentioned in this data sheet belong to their respective owners.



### **10. PACKAGE DIMENSIONS**

28-pin SOP



Note: All data and specifications are subject to change without notice.

Please note that all data and specifications are subject to change without notice. All the trade marks of products and companies mentioned in this data sheet belong to their respective owners.

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Winbond customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Winbond for any damages resulting from such improper use or sale.