4Mx72 Synchronous DRAM FEATURES

- High Frequency = 100, 125, 133MHz
- Package:
 - 219 Plastic Ball Grid Array (PBGA), 21 x 21mm
- Single 3.3V ±0.3V power supply
- Fully Synchronous; all signals registered on positive edge of system clock cycle
- Internal pipelined operation; column address can be changed every clock cycle
- Internal banks for hiding row access/precharge
- Programmable Burst length 1,2,4,8 or full page
- 4096 refresh cycles
- Commercial, Industrial and Military Temperature Ranges
- Organized as 4M x 72
- Weight: WEDPN4M72V-XB2X 2 grams typical

BENEFITS

- 60% SPACE SAVINGS
- Reduced part count
- Reduced I/O count
 - 19% I/O Reduction
- Lower inductance and capacitance for low noise performance
- Suitable for hi-reliability applications
- Upgradeable to 8M x 72 density with same footprint WEDPN8M72V-XB2X


GENERAL DESCRIPTION

The 32MByte (256Mb) SDRAM is a high-speed CMOS, dynamic random-access ,memory using 5 chips containing 67,108,864 bits. Each chip is internally configured as a quad-bank DRAM with a synchronous interface. Each of the chip's 16,777,216-bit banks is organized as 4,096 rows by 256 columns by 16 bits.

Read and write accesses to the SDRAM are burst oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration of an ACTIVE command, which is then followed by a READ or WRITE command. The address bits registered coincident with the ACTIVE command are used to select the bank and row to be accessed (BA0, BA1 select the bank; A0-11 select the row). The address bits registered coincident with the READ or WRITE command are used to select the starting column location for the burst access.

The SDRAM provides for programmable READ or WRITE burst lengths of 1, 2, 4 or 8 locations, or the full page, with a burst terminate option. An AUTO PRECHARGE function may be enabled to provide a self-timed row precharge that is initiated at the end of the burst sequence.

The 256Mb SDRAM uses an internal pipelined architecture to achieve high-speed operation. This architecture is compatible with the 2n rule of prefetch architectures, but it also allows the column address to be changed on every clock cycle to achieve a high-speed, fully random access. Precharging one bank while accessing one of the other three banks will hide the precharge cycles and provide seamless, high-speed, random-access operation.



White Electronic Designs Corp. reserves the right to change products or specifications without notice

^{*} This product is subject to change without notice..

FIGURE 1 - PIN CONFIGURATION

7 8 9 10 11 12 13 14 15


TOP VIEW

	'									10	11	14	10	17	10	10
Α		(DQ0)	DQ14	DQ15	Vss	Vss	(A9)	(A10)	(A11)	(A8)	Vcc	Vcc	DQ16	(DQ17)	DQ31	Vss
В	DQ1	(DQ2)	DQ12	DQ13	Vss	Vss	(A0)	(A7)	(A6)	(A1)	Vcc	Vcc	DQ18	DQ19	DQ29	DQ30
С	DQ3	DQ4	DQ10	DQ11	Vcc	Vcc	(A2)	(A5)	(A4)	(A3)	Vss	Vss	DQ20	DQ21	DQ27	DQ28
D	DQ6	DQ5	DQ8	DQ9	Vcc	Vcc	DNU*	DNU	DNU	DNU	Vss	Vss	DQ22	DQ23	DQ26	DQ25
Е	DQ7	DQMLO	Vcc	DQMH0)	NC	NC	NC	BA0	BA1	NC	NC	NC	DQML1	Vss	NC	DQ24
F	CAS0#	WE0#	Vcc	(CLK0)	NC	1						RAS1#	WE1#	Vss	DQMH1	CLK1)
G	CS0#	RAS0#	Vcc	CKE ₀	NC							CAS1#	CS1#	Vss	NC	CKE1)
Н	Vss	Vss	Vcc	Vcc	Vss							Vcc	Vss	Vss	Vcc	Vcc
J	Vss	Vss	Vcc	Vcc	Vss							Vcc	Vss	Vss	Vcc	Vcc
K	NC	CKE ₃	Vcc	CS3#	NC							NC	CKE ₂	Vss	RAS2#	CS2#
L	NC	CLK3	Vcc	CAS3#	RAS3#)							NC	(CLK ₂)	Vss	WE2#	CAS2#
М	DQ56	DQMH3	Vcc	WE3#	DQML3	CKE4	DQMH4	CLK4	CAS4#	WE4#	RAS4#	CS4#	DQMH2	Vss	DQML2	DQ39
N	DQ57	DQ58	DQ55	DQ54	NC	NC	DQ73	DQ72	DQ71	DQ70	DQML4	NC	DQ41	DQ40	DQ37	DQ38
Р	DQ60	DQ59	DQ53	DQ52	Vss	Vss	DQ75	DQ74	DQ69	DQ68	Vcc	Vcc	DQ43	DQ42	DQ36	DQ35
R	DQ62	DQ61	DQ51	DQ50	Vcc	Vcc	DQ77	DQ76	DQ67	DQ66	Vss	Vss	DQ45	DQ44	DQ34	DQ33
_	(Va)	Poss	POVO	(2010)	(V)	(V)	(2020)		Poss	Poor	()	(V)	(2017)	POU	Poss	(Van

NOTE: DNU = Do Not Use, to be left unconnected for future upgrades.

^{*} Pin D7 is DNU for 4M x 72, 8M x 72 product, Pin D7 is A12 for 16M x 72 and higher densities.







The 256Mb SDRAM is designed to operate in 3.3V, lowpower memory systems. An auto refresh mode is provided, along with a power-saving, power-down mode.

All inputs and outputs are LVTTL compatible. SDRAMs offer substantial advances in DRAM operating performance, including the ability to synchronously burst data at a high data rate with automatic column-address generation, the ability to interleave between internal banks in order to hide precharge time and the capability to randomly change column addresses on each clock cycle during a burst access.

FUNCTIONAL DESCRIPTION

Read and write accesses to the SDRAM are burst oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration of an ACTIVE command which is then followed by a READ or WRITE command. The address bits registered coincident with the ACTIVE command are used to select the bank and row to be accessed (BA0 and BA1 select the bank, A0-11 select the row). The address bits (A0-7) registered coincident with the READ or WRITE command are used to select the starting column location for the burst access.

Prior to normal operation, the SDRAM must be initialized. The following sections provide detailed information covering device initialization, register definition, command descriptions and device operation.

INITIALIZATION

SDRAMs must be powered up and initialized in a predefined manner. Operational procedures other than those specified may result in undefined operation. Once power is applied to Vcc and Vccq (simultaneously) and the clock is stable (stable clock is defined as a signal cycling within timing constraints specified for the clock pin), the SDRAM requires a 100µs delay prior to issuing any command other than a COMMAND INHIBIT or a NOP. Starting at some point during this 100µs period and continuing at least through the end of this period, COMMAND INHIBIT or NOP commands should be applied.

Once the 100µs delay has been satisfied with at least one COMMAND INHIBIT or NOP command having been applied, a PRECHARGE command should be applied. All banks must be precharged, thereby placing the device in the all banks idle state.

Once in the idle state, two AUTO REFRESH cycles must be

performed. After the AUTO REFRESH cycles are complete. the SDRAM is ready for Mode Register programming. Because the Mode Register will power up in an unknown state, it should be loaded prior to applying any operational command.

REGISTER DEFINITIO

MODE REGISTER

The Mode Register is used to define the specific mode of operation of the SDRAM. This definition includes the selection of a burst length, a burst type, a CAS latency, an operating mode and a write burst mode, as shown in Figure 2. The Mode Register is programmed via the LOAD MODE REGISTER command and will retain the stored information until it is programmed again or the device loses power.

Mode register bits M0-M2 specify the burst length, M3 specifies the type of burst (sequential or interleaved), M4-M6 specify the CAS latency, M7 and M8 specify the operating mode, M9 specifies the WRITE burst mode, and M10 and M11 are reserved for future use.

The Mode Register must be loaded when all banks are idle, and the controller must wait the specified time before initiating the subsequent operation. Violating either of these requirements will result in unspecified operation.

BURST LENGTH

Read and write accesses to the SDRAM are burst oriented, with the burst length being programmable, as shown in Figure 2. The burst length determines the maximum number of column locations that can be accessed for a given READ or WRITE command. Burst lengths of 1, 2, 4 or 8 locations are available for both the sequential and the interleaved burst types, and a full-page burst is available for the sequential type. The full-page burst is used in conjunction with the BURST TERMINATE command to generate arbitrary burst lengths.

Reserved states should not be used, as unknown operation or incompatibility with future versions may result.

When a READ or WRITE command is issued, a block of columns equal to the burst length is effectively selected. All accesses for that burst take place within this block, meaning that the burst will wrap within the block if a boundary is reached. The block is uniquely selected by

FIGURE 3 - MODE REGISTER DEFINITION




TABLE 1 – BURST DEFINITION

Burst	Starting Column Address			Order of Accesses Within a Burst				
Length				Type = Sequential	Type = Interleaved			
	A0							
2			0	0-1	0-1			
			1	1-0	1-0			
		A1	A0	3 15				
		0	0	0-1-2-3	0-1-2-3			
4		0	1	1-2-3-0	1-0-3-2			
	42	· 1/3	0	2-3-0-1	2-3-0-1			
	1		1	3-0-1-2	3-2-1-0			
	A2	A1	A0					
	0	0	0	0-1-2-3-4-5-6-7	0-1-2-3-4-5-6-7			
	0 0		1	1-2-3-4-5-6-7-0	1-0-3-2-5-4-7-6			
	0	1	0	2-3-4-5-6-7-0-1	2-3-0-1-6-7-4-5			
8	0	1	1	3-4-5-6-7-0-1-2	3-2-1-0-7-6-5-4			
	1	0	0	4-5-6-7-0-1-2-3	4-5-6-7-0-1-2-3			
	1	0	1	5-6-7-0-1-2-3-4	5-4-7-6-1-0-3-2			
	1	1	0	6-7-0-1-2-3-4-5	6-7-4-5-2-3-0-1			
	1	1	1	7-0-1-2-3-4-5-6	7-6-5-4-3-2-1-0			
Full				Cn, Cn + 1, Cn + 2				
Page		= A 0-9/		Cn + 3, Cn + 4	Not Supported			
(y)	(location 0-y)			Cn - 1,	cappoiled			
,				Cn				

NOTES

- 1. For full-page accesses: y = 256.
- For a burst length of two, A1-7 select the block-of-two burst; A0 selects the starting column within the block.
- 3. For a burst length of four, A2-7 select the block-of-four burst; A0-1 select the starting column within the block.
- For a burst length of eight, A3-7 select the block-of-eight burst; A0-2 select the starting column within the block.
- 5. For a full-page burst, the full row is selected and A0-7 select the starting column.
- Whenever a boundary of the block is reached within a given sequence above, the following access wraps within the block.
- For a burst length of one, A0-7 select the unique column to be accessed, and Mode Register bit M3 is ignored.



White Electronic Designs .

FIGURE 4 - CAS LATENCY

A1-7 when the burst length is set to two; by A2-7 when the burst length is set to four; and by A3-7 when the burst length is set to eight. The remaining (least significant) address bit(s) is (are) used to select the starting location within the block. Full-page bursts wrap within the page if the boundary is reached.

BURST TYPE

Accesses within a given burst may be programmed to be either sequential or interleaved; this is referred to as the burst type and is selected via bit M3.

The ordering of accesses within a burst is determined by the burst length, the burst type and the starting column address, as shown in Table 1.

CAS LATENCY

The CAS latency is the delay, in clock cycles, between the registration of a READ command and the availability of the first piece of output data. The latency can be set to two or three clocks. If a READ command is registered at clock edge n, and the latency is m clocks, the data will be available by clock edge n+m. The I/Os will start driving as a result of the clock edge one cycle earlier (n + m - 1), and provided that the relevant access times are met, the data will be valid by clock edge n + m. For example, assuming that the clock cycle time is such that all relevant access times are met, if a READ command is registered at T0 and the latency is programmed to two clocks, the I/Os will start driving after T1 and the data will be valid by T2. Table 2 below indicates the operating frequencies at which each CAS latency setting can be used.

Reserved states should not be used as unknown operation or incompatibility with future versions may result.

OPERATING MODE

The normal operating mode is selected by setting M7and M8 to zero; the other combinations of values for M7 and M8 are reserved for future use and/or test modes. The programmed burst length applies to both READ and WRITE bursts.



WHITE ELECTRONIC DESIGNS WEDPN4M72V-XB2X

TRUTH TABLE - COMMANDS AND DQM OPERATION (NOTE 1)

				•			
Name (Function)	CS#	RAS#	CAS#	WE#	DQM	ADDR	I/Os
COMMAND INHIBIT (NOP)	Н	Х	Х	Х	Х	Х	Х
NO OPERATION (NOP)	L	Н	Н	Н	Х	Х	Х
ACTIVE (Select bank and activate row) (3)	L	L	Н	Н	Х	Bank/Row	Х
READ (Select bank and column, and start READ burst) (4)	L	Н	L	Н	L/H ⁸	Bank/Col	Х
WRITE (Select bank and column, and start WRITE burst) (4)	L	Н	L	L	L/H ⁸	Bank/Col	Valid
BURST TERMINATE	L	Н	Н	Le	X	X	Active
PRECHARGE (Deactivate row in bank or banks) (5)	L	L	Н	The Life	X	Code	Х
AUTO REFRESH or SELF REFRESH (Enter self refresh mode) (6, 7)	L	L	<u>以</u>	H _	X	X	Х
LOAD MODE REGISTER (2)	L	4 3	L	_40	Χ	Op-Code	Х
Write Enable/Output Enable (8)	-		-	O.	L	-	Active
Write Inhibit/Output High-Z (8)	A =	/-/	-	_	Н	-	High-Z

NOTES:

- 1. CKE is HIGH for all commands shown except SELF REFRESH.
- 2. A0-11 define the op-code written to the Mode Register and A12 should be driven
- 3. A0-11 provide row address, and BA0, BA1 determine which bank is made active.
- 4. A0-8 provide column address; A10 HIGH enables the auto precharge feature (nonpersistent), while A10 LOW disables the auto precharge feature; BA0, BA1 determine which bank is being read from or written to.

Test modes and reserved states should not be used because unknown operation or incompatibility with future versions may result.

WRITE BURST MODE

When M9 = 0, the burst length programmed via M0-M2 applies to both READ and WRITE bursts; when M9 = 1, the programmed burst length applies to READ bursts, but write accesses are single-location (nonburst) accesses.

TABLE 2 - CAS LATENCY

	ALLOWABLE OPERATING FREQUENCY (MHz)						
SPEED	CAS LATENCY = 2	CAS LATENCY = 3					
-100	≤ 75	≤ 100					
-125	≤ 100	≤ 125					
-133	≤ 100	≤ 133					

COMMANDS

The Truth Table provides a quick reference of available commands. This is followed by a written description of each

- A10 LOW: BA0, BA1 determine the bank being precharged. A10 HIGH: All banks precharged and BA0, BA1 are "Don't Care."
- This command is AUTO REFRESH if CKE is HIGH; SELF REFRESH if CKE is LOW.
- Internal refresh counter controls row addressing; all inputs and I/Os are "Don't Care" except for CKE.
- Activates or deactivates the I/Os during WRITEs (zero-clock delay) and READs (two-clock delay).

command. Three additional Truth Tables appear following the Operation section; these tables provide current state/ next state information.

COMMAND INHIBIT

The COMMAND INHIBIT function prevents new commands from being executed by the SDRAM, regardless of whether the CK signal is enabled. The SDRAM is effectively deselected. Operations already in progress are not affected.

NO OPERATION (NOP)

The NO OPERATION (NOP) command is used to perform a NOP to an SDRAM which is selected (CS# is LOW). This prevents unwanted commands from being registered during idle or wait states. Operations already in progress are not affected.

LOAD MODE REGISTER

The Mode Register is loaded via inputs A0-11. See Mode Register heading in the Register Definition section. The LOAD MODE REGISTER command can only be issued when all banks are idle, and a subsequent executable command cannot be issued until t_{MRD} is met.

White Electronic Designs Corp. reserves the right to change products or specifications without notice



ACTIVE

The ACTIVE command is used to open (or activate) a row in a particular bank for a subsequent access. The value on the BA0, BA1 inputs selects the bank, and the address provided on inputs A0-11 selects the row. This row remains active (or open) for accesses until a PRECHARGE command is issued to that bank. A PRECHARGE command must be issued before opening a different row in the same bank.

READ

The READ command is used to initiate a burst read access to an active row. The value on the BA0, BA1 inputs selects the bank, and the address provided on inputs A0-7 selects the starting column location. The value on input A10 determines whether or not AUTO PRECHARGE is used. If AUTO PRECHARGE is selected, the row being accessed will be precharged at the end of the READ burst; if AUTO PRECHARGE is not selected, the row will remain open for subsequent accesses. Read data appears on the I/Os subject to the logic level on the DQM inputs two clocks earlier. If a given DQM signal was registered HIGH, the corresponding I/Os will be High-Z two clocks later; if the DQM signal was registered LOW, the I/Os will provide valid data.

WRITE

The WRITE command is used to initiate a burst write access to an active row. The value on the BA0, BA1 inputs selects the bank, and the address provided on inputs A0-7 selects the starting column location. The value on input A10 determines whether or not AUTO PRECHARGE is used. If AUTO PRECHARGE is selected, the row being accessed will be precharged at the end of the WRITE burst; if AUTO PRECHARGE is not selected, the row will remain open for subsequent accesses. Input data appearing on the I/Os is written to the memory array subject to the DQM input logic level appearing coincident with the data. If a given DQM signal is registered LOW, the corresponding data will be written to memory; if the DQM signal is registered HIGH, the corresponding data inputs will be ignored, and a WRITE will not be executed to that byte/column location.

PRECHARGE

The PRECHARGE command is used to deactivate the open row in a particular bank or the open row in all banks. The bank(s) will be available for a subsequent row access

a specified time (trp) after the PRECHARGE command is issued. Input A10 determines whether one or all banks are to be precharged, and in the case where only one bank is to be precharged, inputs BA0, BA1 select the bank. Otherwise BA0, BA1 are treated as "Don't Care." Once a bank has been precharged, it is in the idle state and must be activated prior to any READ or WRITE commands being issued to that bank.

AUTO PRECHARGE

AUTO PRECHARGE is a feature which performs the same individual-bank PRECHARGE function described above, without requiring an explicit command. This is accomplished by using A10 to enable AUTO PRECHARGE in conjunction with a specific READ or WRITE command. A precharge of the bank/row that is addressed with the READ or WRITE command is automatically performed upon completion of the READ or WRITE burst, except in the full-page burst mode, where AUTO PRECHARGE does not apply. AUTO PRECHARGE is nonpersistent in that it is either enabled or disabled for each individual READ or WRITE command.

AUTO PRECHARGE ensures that the precharge is initiated at the earliest valid stage within a burst. The user must not issue another command to the same bank until the precharge time (trp) is completed. This is determined as if an explicit PRECHARGE command was issued at the earliest possible time.

BURST TERMINATE

The BURST TERMINATE command is used to truncate either fixed-length or full-page bursts. The most recently registered READ or WRITE command prior to the BURST TERMINATE command will be truncated.

AUTO REFRESH

AUTO REFRESH is used during normal operation of the SDRAM and is analagous to CAS#-BEFORE-RAS# (CBR) REFRESH in conventional DRAMs. This command is nonpersistent, so it must be issued each time a refresh is required.

The addressing is generated by the internal refresh controller. This makes the address bits "Don't Care" during an AUTO REFRESH command. The 64Mb SDRAM requires 4,096 AUTO REFRESH cycles every refresh period (tree), regardless of width option. Providing a distributed AUTO REFRESH command will meet the



refresh requirement and ensure that each row is refreshed. Alternatively, 4,096 AUTO REFRESH commands can be issued in a burst at the minimum cycle rate (trc), once every refresh period (tref).

SELF REFRESH*

The SELF REFRESH command can be used to retain data in the SDRAM, even if the rest of the system is powered down. When in the self refresh mode, the SDRAM retains data without external clocking. The SELF REFRESH command is initiated like an AUTO REFRESH command except CKE is disabled (LOW). Once the SELF REFRESH command is registered, all the inputs to the SDRAM become "Don't Care," with the exception of CKE, which must remain LOW.

Once self refresh mode is engaged, the SDRAM provides its own internal clocking, causing it to perform its own AUTO REFRESH cycles. The SDRAM must remain in self refresh mode for a minimum period equal to tras and may remain in self refresh mode for an indefinite period beyond that.

The procedure for exiting self refresh requires a sequence of commands. First, CK must be stable (stable clock is defined as a signal cycling within timing constraints specified for the clock pin) prior to CKE going back HIGH. Once CKE is HIGH, the SDRAM must have NOP commands issued (a minimum of two clocks) for txsr, because time is required for the completion of any internal refresh in progress.

Upon exiting the self refresh mode, AUTO REFRESH commands must be issued as both SELF REFRESH and AUTO REFRESH utilize the row refresh counter.

*Self refresh available in commercial and industrial temperatures only.





WHITE ELECTRONIC DESIGNS WEDPN4M72V-XB2X

ABSOLUTE MAXIMUM RATINGS

Parameter		Unit
Voltage on V _{CC} Supply relative to V _{SS}	-1 to 4.6	V
Voltage on NC or I/O pins relative to Vss	-1 to 4.6	V
Operating Temperature TA (Mil)	-55 to +125	°C
Operating Temperature TA (Ind)	-40 to +85	°C
Storage Temperature, Plastic	-55 to +125	°C

NOTE:

Stress greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions greater than those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

CAPACITANCE (NOTE 2)

Parameter	Symbol	Max	Unit
Input Capacitance: CK	CI1	6	pF
Addresses, BA0-1 Input Capacitance	CA	20	pF
Input Capacitance: All other input-only pins	CI2	7	pF
Input/Output Capacitance: I/Os	Сю	8	pF

THERMAL RESISTANCE

Description	Symbol	Max	Unit
Thermal Resistance: Die Junction to Ambient	θЈА	17.5	°C/W
Thermal Resistance: Die Junction to Ball	θЈВ	12.3	°C/W
Thermal Resistance: Die Junction to Case	θЈС	8.6	°C/W

NOTE: Refer to Application Note "PBGA Thermal Resistance Corrleation" for further information regarding WEDC's thermal modeling.

DC ELECTRICAL CHARACTERISTICS AND OPERATING CONDITIONS (NOTES 1, 6)

 $V_{CC} = +3.3V \pm 0.3V; -55^{\circ}C \le T_A \le +125^{\circ}C$

Parameter/Condition	Symbol	Min	Max	Units
Supply Voltage	Vcc	3	3.6	V
Input High Voltage: Logic 1; All inputs (21)	Vih	2	Vcc + 0.3	V
Input Low Voltage: Logic 0; All inputs (21)	VIL	-0.3	0.8	V
Input Leakage Current: Any input 0V ≤ V _{IN} ≤ V _{CC} (All other pins not under test = 0V)	lı	-5	5	μΑ
Input Leakage Address Current (All other pins not under test = 0V)	l _l	-25	25	μA
Output Leakage Current: I/Os are disabled; $0V \le V_{OUT} \le V_{CCQ}$	loz	-5	5	μA
Output Levels:	Voн	2.4	-	V
Output High Voltage (Iout = -4mA) Output Low Voltage (Iout = 4mA)	VoL	_	0.4	V

ICC SPECIFICATIONS AND CONDITIONS (NOTES 1, 6, 11, 13)

 $Vcc = +3.3V \pm 0.3V$; $-55^{\circ}C \le TA \le +125^{\circ}C$

Parameter/Condition	Symbol	Max	Units
Operating Current: Active Mode; Burst = 2; Read or Write; t _{RC} = t _{RC} (min); CAS latency = 3 (3, 18, 19)	Icc1	575	mA
Standby Current: Active Mode; CKE = HIGH; CS# = HIGH; All banks active after trcp met; No accesses in progress (3, 12, 19)	Іссз	225	mA
Operating Current: Burst Mode; Continuous burst; Read or Write; All banks active; CAS latency = 3 (3, 18, 19)	Icc4	700	mA
Self Refresh Current: CKE 0.2V Commercial and Industrial temperature only (27)	Icc7	5	mA

White Electronic Designs Corp. reserves the right to change products or specifications without notice



ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CHARACTERISTICS (NOTES 5, 6, 8, 9, 11)

	,	NOTES 5,		•					
Parameter		Symbol	-1	00		25		33	Unit
1 3.3			Min	Max	Min	Max	Min	Max	
Access time from CK (pos. edge)	CL = 3	tac		7		6		5.5	ns
Access time from ore (pos. eage)	CL = 2	tac		7		6		6	ns
Address hold time		tah	1		1		0.8		ns
Address setup time		tas	2		2	3.3	1.5		ns
CK high-level width		tсн	3		3	E 34	2.5		ns
CK low-level width		tcL	3		3	7	2.5		ns
Clark such time (22)	CL = 3	tск	10		8	-41	7.5		ns
Clock cycle time (22)	CL = 2	tск	13		10)	10		ns
CKE hold time		tскн	1		1		0.8		ns
CKE setup time		toks	2		2		1.5		ns
CS#, RAS#, CAS#, WE#, DQM hold time		tсмн	1		1		0.8		ns
CS#, RAS#, CAS#, WE#, DQM setup time		tcms	2		2		1.5		ns
Data-in hold time		ton	1		1		0.8		ns
Data-in setup time		tos	2		2		1.5		ns
Date and high importance time	CL = 3 (10)	tHZ		7		6		5.5	ns
Data-out high-impedance time	CL = 2 (10)	tHZ		7		6		6	ns
Data-out low-impedance time		t _{LZ}	1		1		1		ns
Data-out hold time (load)		tон	3		3		3		ns
Data-out hold time (no load) (26)		tohn	1.8		1.8		1.8		ns
ACTIVE to PRECHARGE command		tras	50	120,000	45	120,000	50	120,000	ns
ACTIVE to ACTIVE command period		trc	70		68		68		ns
ACTIVE to READ or WRITE delay		trcd	20		20		20		ns
Refresh period (4,096 rows) - Commercial, Indus	trial	tref		64		64		64	ms
Refresh period (4,096 rows) – Military		tref		16		16		16	ms
AUTO REFRESH period		trfc	70		70		70		ns
PRECHARGE command period		t _{RP}	20		20		20		ns
ACTIVE bank A to ACTIVE bank B command		t _{RRD}	20		20		15		ns
Transition time (7)		t⊤	0.3	1.2	0.3	1.2	0.3	1.2	ns
	(23)		1 CK +		1 CK +		1 CK +		_
WRITE recovery time		twR	7ns		7ns		7.5ns		
	(24)		15		15		15		ns
Exit SELF REFRESH to ACTIVE command		txsr	80		80		75		ns

AC FUNCTIONAL CHARACTERISTICS (NOTES 5,6,7,8,9,11)

Parameter/Condition	Symbol	-100	-125	-133	Units
READ/WRITE command to READ/WRITE command (17)	tccp	1	1	1	tск
CKE to clock disable or power-down entry mode (14)	tcked	1	1	1	tcĸ
CKE to clock enable or power-down exit setup mode (14)	tped	1	1	1	tcĸ
DQM to input data delay (17)	togo	0	0	0	tcĸ
DQM to data mask during WRITEs	tдам	0	0	0	tск
DQM to data high-impedance during READs	t _{DQZ}	2	2	2	tск
WRITE command to input data delay (17)	t _{DWD}	0	0 🥒	0	tcĸ
Data-in to ACTIVE command (15)	t _{DAL}	4	5	5	tск
Data-in to PRECHARGE command (16)	topl	2 2	2	2	tск
Last data-in to burst STOP command (17)	tBDL	1	1	1	tcĸ
Last data-in to new READ/WRITE command (17)	tcdl	1	1	1	tcĸ
Last data-in to PRECHARGE command (16)	trdl	2	2	2	tск
LOAD MODE REGISTER command to ACTIVE or REFRESH command (25)	t MRD	2	2	2	tск
Data-out to high-impedance from PRECHARGE command (17)	tпон	3	3	3	tск
CL = 2	trон	2	_	_	tск

- All voltages referenced to Vss
- This parameter is not tested but guaranteed by design. f = 1 MHz, T_A = 25°C.
- $I_{\mbox{\scriptsize DD}}$ is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the outputs open.
- 4. Enables on-chip refresh and address counters.
- 5. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range is ensured.
- 6. An initial pause of 100ms is required after power-up, followed by two AUTO REFRESH commands, before proper device operation is ensured. (Vcc must be powered up simultaneously.) The two AUTO REFRESH command wake-ups should be repeated any time the t_{REF} refresh requirement is exceeded.
- AC characteristics assume t_T = 1ns.
- 8. In addition to meeting the transition rate specification, the clock and CKE must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
- 9. Outputs measured at 1.5V with equivalent load:


$$Q \xrightarrow{50\Omega} 1.5V$$

- 10. t_{HZ} defines the time at which the output achieves the open circuit condition; it is not a reference to V_{OH} or $V_{\text{OL}}.$ The last valid data element will meet t_{OH} before going High-Z.
- 11. AC timing and I_{DD} tests have $V_{IL} = 0V$ and $V_{IH} = 3V$, with timing referenced to 1.5V crossover point.
- 12. Other input signals are allowed to transition no more than once every two clocks and are otherwise at valid VIH or VII levels.

- 13. Icc specifications are tested after the device is properly initialized.
- 14. Timing actually specified by tcks; clock(s) specified as a reference only at minimum cycle rate.
- 15. Timing actually specified by twR plus tRP; clock(s) specified as a reference only at minimum cycle rate.
- 16. Timing actually specified by twr.
- 17. Required clocks are specified by JEDEC functionality and are not dependent on any timing parameter.
- 18. The I_{CC} current will decrease as the CAS latency is reduced. This is due to the fact that the maximum cycle rate is slower as the CAS latency is reduced.
- 19. Address transitions average one transition every two clocks.
- 20. CK must be toggled a minimum of two times during this period.
- 21. V_{IH} overshoot: V_{IH} (MAX) = V_{CC} + 2V for a pulse width \leq 3ns, and the pulse width cannot be greater than one third of the cycle rate. V_{IL} undershoot: V_{IL} (MIN) = -2V for a pulse width \leq 3ns.
- 22. The clock frequency must remain constant (stable clock is defined as a signal cycling within timing constraints specified for the clock pin) during access or precharge states (READ, WRITE, including twR, and PRECHARGE commands). CKE may be used to reduce the data rate.
- 23. Auto precharge mode only. The precharge timing budget (tRP) begins 7.5ns/7ns after the first clock delay, after the last WRITE is executed.
- 24. Precharge mode only.
- 25. JEDEC and PC100 specify three clocks.
- 26. Parameter guaranteed by design.
- 27. Self refresh available in commercial and industrial temperatures only.



PACKAGE 'B2": 219 PLASTIC BALL GRID ARRAY (PBGA), 21 mm x 21 mm



ALL LINEAR DIMENSIONS ARE MILLIMETERS AND PARENTHETICALLY IN INCHES

ORDERING INFORMATION





Document Title

4Mx72 SYNCHRONOUS DRAM

Revision History

Rev#	History	Release Date	Status
Rev 0	Initial Release	March 2004	Preliminary
Rev 1	Changes (Pg. 1, 14, 15)	September 2004	Final
	1.1 Change status to Final	Town.	
Rev 2	Changes (Pg. 1, 9, 10, 15)	January 2005	Final
	2.1 Update capacitance table values		
	2.2 Change max storage temperature to +125°C		
	2.3 Add commercial and industrial only note to self refres	sh Icc7	
	2.4 Add 133MHz sp <mark>eed</mark> grade		