

**PRELIMINARY**

# **W209C**

# Frequency Generator for Integrated Core Logic with 133-MHz FSB

**Table 1. Frequency Selections**

### **Features**

- **Maximized EMI suppression using Cypress's Spread Spectrum technology**
- **Low jitter and tightly controlled clock skew**
- **Highly integrated device providing clocks required for CPU, core logic, and SDRAM**
- **Two copies of CPU clock**
- **Nine copies of SDRAM clock**
- **Eight copies of PCI clock**
- **One copy of synchronous APIC clock**
- **Two copies of 66-MHz outputs**
- **Two copies of 48-MHz outputs**
- **One copy of selectable 24- or 48-MHz clock**
- **One copy of double strength 14.31818-MHz reference clock**
- **Power-down control**
- **SMBus interface for turning off unused clocks**

## **Key Specifications**

CPU, SDRAM Outputs Cycle-to-Cycle Jitter: ............. 250 ps









**Note:** 1. Internal pull-down or pull-up resistors present on inputs marked with \* or ^ respectively. Design should not rely solely on internal pull-up or pull-down resistor to set I/O pins HIGH or LOW respectively.

#### **Cypress Semiconductor Corporation** • 3901 North First Street • San Jose • CA 95134 • 408-943-2600 Document #: 38-07171 Rev. \*A Revised December 15, 2002



## I **Pin Definitions**







**Figure 1. Input Logic Selection Through Resistor Load Option**

## **Overview**

The W209C is a highly integrated frequency timing generator, supplying all the required clock sources for an Intel® architecture platform using graphics integrated core logic.

#### **Functional Description**

#### **I/O Pin Operation**

Pin # 1, 10, 11, 12, 22, and 23 are dual-purpose l/O pins. Upon power-up the pin acts as a logic input. An external 10-kΩ strapping resistor should be used. Figure 1 shows a suggested method for strapping resistor connections.

After 2 ms, the pin becomes an output. Assuming the power supply has stabilized by then, the specified output frequency is delivered on the pins. If the power supply has not yet reached full value, output frequency initially may be below target, but will increase to target once supply voltage has stabilized. In either case, a short output clock cycle may be produced from the CPU clock outputs when the outputs are enabled.

#### **Offsets Among Clock Signal Groups**

Figure 2 and Figure 3 represent the phase relationship among the different groups of clock outputs from W209C when it is providing a 66-MHz CPU clock and a 100-MHz CPU clock, respectively. It should be noted that when CPU clock is operating at 100 MHz, CPU clock output is 180 degrees out of phase with SDRAM clock outputs.



**Figure 2. Group Offset Waveforms (66-MHz CPU Clock, 100-MHz SDRAM Clock)**







#### **Power Down Control**

W209C provides one PWRDWN# signal to place the device in low-power mode. In low-power mode, the PLLs are turned off and all clock outputs are driven LOW.



**Figure 4. W209C PWRDWN# Timing Diagram**[2, 3, 4, 5]

#### **Notes:**

- 2. Once the PWRDWN# signal is sampled LOW for two consecutive rising edges of CPU, clocks of interest will be held LOW on the next HIGH-to-LOW transition.<br>3. PWRDWN# is an asynchronous input and metastable conditions co
- 
- 5. Diagrams shown with respect to 100 MHz. Similar operation when CPU is 66 MHz.
- 



## **Spread Spectrum Frequency Timing Generator**

The device generates a clock that is frequency modulated in order to increase the bandwidth that it occupies. By increasing the bandwidth of the fundamental and its harmonics, the amplitudes of the radiated electromagnetic emissions are reduced. This effect is depicted in Figure 5.

As shown in *Figure 5*, a harmonic of a modulated clock has a much lower amplitude than that of an unmodulated signal. The reduction in amplitude is dependent on the harmonic number and the frequency deviation or spread. The equation for the reduction is:

$$
dB = 6.5 + 9^*log_{10}(P) + 9^*log_{10}(F)
$$

Where  $P$  is the percentage of deviation and  $F$  is the frequency in MHz where the reduction is measured.

The output clock is modulated with a waveform depicted in Figure 6. This waveform, as discussed in "Spread Spectrum Clock Generation for the Reduction of Radiated Emissions" by Bush, Fessler, and Hardin, produces the maximum reduction in the amplitude of radiated electromagnetic emissions. The deviation selected for this chip is ±0.5% of the selected frequency. Figure 6 details the Cypress spreading pattern. Cypress does offer options with more spread and greater EMI reduction. Contact your local Sales representative for details on these devices.



**Figure 5. Clock Harmonic with and without SSCG Modulation Frequency Domain Representation**



**Figure 6. Typical Modulation Profile**

![](_page_5_Picture_0.jpeg)

![](_page_5_Figure_1.jpeg)

![](_page_5_Figure_2.jpeg)

#### **Serial Data Interface**

The W209C features a two-pin, serial data interface that can be used to configure internal register settings that control particular device functions.

#### **Data Protocol**

The clock driver serial protocol accepts only block writes from the controller. The bytes must be accessed in sequential order from lowest to highest byte with the ability to stop after any complete byte has been transferred. Indexed bytes are not allowed.

A block write begins with a slave address and a write condition. After the command code the core logic issues a byte count which describes how many more bytes will follow in the message. If the host had 20 bytes to send, the first byte would be the number 20 (14h), followed by the 20 bytes of data. The byte count may not be 0. A block write command is allowed to

#### **Table 2. Example of Possible Byte Count Value**

transfer a maximum of 32 data bytes. The slave receiver address for W209C is 11010010. Figure 7 shows an example of a block write.

The command code and the byte count bytes are required as the first two bytes of any transfer. W209C expects a command code of 0000 0000. The byte count byte is the number of additional bytes required for the transfer, not counting the command code and byte count bytes. Additionally, the byte count byte is required to be a minimum of 1 byte and a maximum of 32 bytes to satisfy the above requirement. Table 2 shows an example of a possible byte count value.

A transfer is considered valid after the acknowledge bit corresponding to the byte count is read by the controller. The command code and byte count bytes are ignored by the W209C. However, these bytes must be included in the data write sequence to maintain proper byte allocation.

![](_page_5_Picture_216.jpeg)

![](_page_5_Picture_217.jpeg)

![](_page_5_Picture_218.jpeg)

**Notes:**

6. The acknowledgment bit is returned by the slave/receiver (W209C). 7. Bytes 6 and 7 are not defined for W209C.

## **W209C Serial Configuration Map**

**CYPRESS** 

- 1. The serial bits will be read by the clock driver in the following order:
	- Byte 0 Bits 7, 6, 5, 4, 3, 2, 1, 0
	- Byte 1 Bits 7, 6, 5, 4, 3, 2, 1, 0
	- Byte N Bits 7, 6, 5, 4, 3, 2, 1, 0

## **Byte 0: Control Register (1 = Enable, 0 = Disable)**[8]

- 2. All unused register bits (reserved and N/A) should be written to a "0" level.
- 3. All register bits labeled "Initialize to 0" must be written to zero during initialization. Failure to do so may result in higher than normal operating current. The controller will read back the written value.

![](_page_6_Picture_171.jpeg)

## **Byte 1: Control Register (1 = Enable, 0 = Disable)**[8]

![](_page_6_Picture_172.jpeg)

#### **Byte 2: Control Register (1 = Enable, 0 = Disable)**[8]

![](_page_6_Picture_173.jpeg)

**Note:**

8. Inactive means outputs are held LOW and are disabled from switching. These outputs are designed to be configured at power-on and are not expected to be configured during the normal modes of operation.

![](_page_7_Picture_0.jpeg)

## **Byte 3: Reserved Register (1 = Enable, 0 = Disable)**

![](_page_7_Picture_155.jpeg)

### **Byte 4: Reserved Register (1 = Enable, 0 = Disable)**

![](_page_7_Picture_156.jpeg)

## **Byte 5: Reserved Register (1 = Enable, 0 = Disable)**

![](_page_7_Picture_157.jpeg)

## **Byte 6: Reserved Register (1 = Enable, 0 = Disable)**

![](_page_7_Picture_158.jpeg)

![](_page_8_Picture_0.jpeg)

### **Table 4. Additional Frequency Selections through Serial Data Interface Data Bytes**

![](_page_8_Picture_802.jpeg)

![](_page_9_Picture_0.jpeg)

![](_page_9_Picture_1.jpeg)

## **DC Electrical Characteristics**[9]

DC parameters must be sustainable under steady state (DC) conditions.

#### **Absolute Maximum DC Power Supply**

![](_page_9_Picture_88.jpeg)

#### **Absolute Maximum DC I/O**

![](_page_9_Picture_89.jpeg)

9. Multiple Supplies: The voltage on any input or I/O pin cannot exceed the power pin during power-up. Power supply sequencing is NOT required.

![](_page_9_Picture_10.jpeg)

![](_page_10_Picture_0.jpeg)

## **DC Operating Requirements**

![](_page_10_Picture_186.jpeg)

#### **Note:**

10. Input Leakage Current does not include inputs with pull-up or pull-down resistors.

![](_page_11_Picture_1.jpeg)

## **AC Electrical Characteristics**[9]

#### **TA = 0°C to +70°C, VDDQ3 = 3.3V±5%, VDDQ2= 2.5V±5% fXTL = 14.31818 MHz**

![](_page_11_Picture_222.jpeg)

**Notes:**

11. Period, jitter, offset, and skew measured on rising edge at 1.25 for 2.5V clocks and at 1.5V for 3.3V clocks.<br>12. T<sub>HIGH</sub> is measured at 2.0V for 2.5V outputs, 2.4V for 3.3V outputs.

13.  $T_{LOW}$  is measured at 0.4V for all outputs.

14. The time specified is measured from when V<sub>DDQ3</sub> achieves its nominal operating level (typical condition V<sub>DDQ3</sub> = 3.3V) until the frequency output is stable and

operating within specification.<br>15. T<sub>RISE</sub> and T<sub>FALL</sub> are measured as a transition through the threshold region V<sub>ol</sub> = 0.4V and V<sub>oh</sub> = 2.0V (1 mA) JEDEC specification.

![](_page_12_Picture_0.jpeg)

#### **Group Skew and Jitter Limits**

![](_page_12_Picture_175.jpeg)

![](_page_12_Figure_5.jpeg)

**Figure 8. Output Buffer**

## **Ordering Information**

![](_page_12_Picture_176.jpeg)

Intel is a registered trademark of Intel Corporation.

![](_page_13_Picture_0.jpeg)

µ

**Layout Diagram**

![](_page_13_Figure_4.jpeg)

**FB = Dale ILB1206 - 300 (300**Ω **@ 100 MHz)**

**G** = VIA to GND plane layer  $\hat{V}$  =VIA to respective supply plane layer Note: Each supply plane or strip should have a **ferrite bead and capacitors**   $C1 & C3 = 10-22 \mu F$  $C6 = 0.1 \mu F$ C2 & C4 =  $0.005 \mu$ F C5 = 47  $\mu$ F

![](_page_14_Picture_0.jpeg)

**PRELIMINARY W209C**

## **Package Diagram**

![](_page_14_Figure_4.jpeg)

#### **48-Pin Shrink Small Outline Package (SSOP, 300 mils)**

![](_page_14_Picture_129.jpeg)

 $\frac{6}{10}$ 

© Cypress Semiconductor Corporation, 2001. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress Semiconductor product. Nor does it convey or imply any license under patent or other rights. Cypress Semiconductor does not authorize<br>its products for use as crit Semiconductor products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress Semiconductor against all charges.

**SEE VARIATIONS** 

 $2.36$ 

![](_page_15_Picture_0.jpeg)

![](_page_15_Picture_45.jpeg)

![](_page_15_Picture_4.jpeg)