

# 256K x 16 Static RAM

#### **Features**

- · High speed
  - —t<sub>AA</sub> = 12ns
- 2.0V Data Retention
- · Automatic power-down when deselected
- TTL-compatible inputs and outputs
- Easy memory expansion with CE and OE features

#### **Functional Description**

The WCFS4016V1C is high-performance CMOS Static RAMs organized as 262K words by 16 bits.


Writing to the devices is accomplished by taking Chip Enable  $(\overline{CE})$  and Write Enable  $(\overline{WE})$  inputs LOW. If Byte Low Enable  $(\overline{BLE})$  is LOW, then data from I/O pins  $(I/O_0$  through I/O<sub>7</sub>), is written into the location specified on the address pins  $(A_0$  through  $A_{17}$ ). If Byte High Enable  $(\overline{BHE})$  is LOW, then data

from I/O pins (I/O $_8$  through I/O $_{15}$ ) is written into the location specified on the address pins (A $_0$  through A $_{17}$ ).

Reading from the devices is accomplished by taking Chip Enable ( $\overline{\text{CE}}$ ) and Output Enable ( $\overline{\text{OE}}$ ) LOW while forcing the Write Enable ( $\overline{\text{WE}}$ ) HIGH. If Byte Low Enable ( $\overline{\text{BLE}}$ ) is LOW, then data from the memory location specified by the address pins will appear on I/O $_0$  to I/O $_7$ . If Byte High Enable ( $\overline{\text{BHE}}$ ) is LOW, then data from memory will appear on I/O $_8$  to I/O $_{15}$ . See the truth table at the back of this data sheet for a complete description of read and write modes.

The input/output pins (I/O $_0$  through I/O $_{15}$ ) are placed in a high-impedance state when the device is deselected ( $\overline{\text{CE}}$  HIGH), the outputs are disabled ( $\overline{\text{OE}}$  HIGH), the  $\overline{\text{BHE}}$  and  $\overline{\text{BLE}}$  are disabled ( $\overline{\text{BHE}}$ ,  $\overline{\text{BLE}}$  HIGH), or during a write operation ( $\overline{\text{CE}}$  LOW, and  $\overline{\text{WE}}$  LOW).

The WCFS4016V1C is available in a standard 44-pin 400-mil-wide body width SOJ and 44-pin TSOP II package with center power and ground pinout.



#### **Selection Guide**

		WCFS4016V1C 12ns
Maximum Access Time (ns)		12
Maximum Operating Current (mA)	Comm'l	85
Maximum CMOS Standby Current (mA)	Comm'l	10

## **WCFS4016V1C**



**Maximum Ratings** 

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature ......-65°C to +150°C

Ambient Temperature with

Power Applied......55°C to +125°C

Supply Voltage on  $V_{CC}$  to Relative  $\mbox{GND}^{[1]}\,....\,-0.5\mbox{V}$  to +4.6V

DC Voltage Applied to Outputs in High Z State  $^{[1]}$  ......-0.5V to  $^{V}$  CC + 0.5V

DC Input Voltage <sup>[1]</sup>	0.5V to V <sub>CC</sub> + 0.5V
Current into Outputs (LOW)	20 mA

## **Operating Range**

Range	Ambient Temperature	V <sub>CC</sub>
Commercial	0°C to +70°C	$3.3V \pm 0.3V$

## DC Electrical Characteristics Over the Operating Range

Parameter	Description	Test Conditions	12	12ns		
			Min.	Max.	Unit	
V <sub>OH</sub>	Output HIGH Voltage	$V_{CC} = Min.,$ $I_{OH} = -4.0 \text{ mA}$	2.4		V	
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = Min., I <sub>OL</sub> = 8.0 mA	5	0.4	V	
V <sub>IH</sub>	Input HIGH Voltage	3 3 Th	2.0	V <sub>CC</sub> + 0.3	V	
V <sub>IL</sub>	Input LOW Voltage <sup>[1]</sup>	-011	-0.3	0.8	V	
I <sub>IX</sub>	Input Load Current	$GND \leq V_I \leq V_{CC}$	-1	+1	μΑ	
I <sub>OZ</sub>	Output Leakage Current	$GND \le V_{OUT} \le V_{CC}$ , Output Disable	ed –1	+1	μΑ	
I <sub>CC</sub>	V <sub>CC</sub> Operating Supply Current	$V_{CC} = Max., f = f_{MAX} = Comm'$		85	mA	
I <sub>SB1</sub>	Automatic CE Power-Down Current —TTL Inputs	$\begin{aligned} &\text{Max. } V_{CC}, \overline{CE} \geq V_{IH} \\ &V_{IN} \geq V_{IH} \text{ or } \\ &V_{IN} \leq V_{IL}, f = f_{MAX} \end{aligned}$		40	mA	
I <sub>SB2</sub>	Automatic CE Power-Down Current —CMOS Inputs	$\begin{tabular}{l l l l l l l l l l l l l l l l l l l $		10	mA	

## Capacitance<sup>[2]</sup>

Parameter	Description	Test Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	$T_A = 25^{\circ}C$ , $f = 1$ MHz, $V_{CC} = 3.3V$	8	pF
C <sub>OUT</sub>	I/O Capacitance		8	pF


### Note:


V<sub>IL</sub> (min.) = -2.0V for pulse durations of less than 20 ns.
 Tested initially and after any design or process changes that may affect these parameters.





#### **AC Test Loads and Waveforms**







## AC Switching Characteristics<sup>[3]</sup> Over the Operating Range

		WCFS4016	V1C 12ns	
Parameter	Description	Min.	Max.	Unit
READ CYCLE		1		
t <sub>power</sub> <sup>[4]</sup>	V <sub>CC</sub> (typical) to the first access	1		μs
t <sub>RC</sub>	Read Cycle Time	12		ns
t <sub>AA</sub>	Address to Data Valid		12	ns
t <sub>OHA</sub>	Data Hold from Address Change	3		ns
t <sub>ACE</sub>	CE LOW to Data Valid		12	ns
t <sub>DOE</sub>	OE LOW to Data Valid		6	ns
t <sub>LZOE</sub>	OE LOW to Low Z	0		ns
t <sub>HZOE</sub>	OE HIGH to High Z <sup>[5, 6]</sup>		6	ns
t <sub>LZCE</sub>	CE LOW to Low Z <sup>[6]</sup>	3		ns
t <sub>HZCE</sub>	CE HIGH to High Z <sup>[5, 6]</sup>	3 %	6	ns
t <sub>PU</sub>	CE LOW to Power-Up	0		ns
t <sub>PD</sub>	CE HIGH to Power-Down	C	12	ns
t <sub>DBE</sub>	Byte Enable to Data Valid	W.	6	ns
t <sub>LZBE</sub>	Byte Enable to Low Z	0		ns
t <sub>HZBE</sub>	Byte Disable to High Z		6	ns
WRITE CYCLE <sup>[7, 8]</sup>				
t <sub>WC</sub>	Write Cycle Time	12		ns
t <sub>SCE</sub>	CE LOW to Write End	8		ns
t <sub>AW</sub>	Address Set-Up to Write End	8		ns
t <sub>HA</sub>	Address Hold from Write End	0		ns
t <sub>SA</sub>	Address Set-Up to Write Start	0		ns
t <sub>PWE</sub>	WE Pulse Width	8		ns
t <sub>SD</sub>	Data Set-Up to Write End	6		ns
t <sub>HD</sub>	Data Hold from Write End	0		ns
t <sub>LZWE</sub>	WE HIGH to Low Z <sup>[6]</sup>	3		ns
t <sub>HZWE</sub>	WE LOW to High Z <sup>[5, 6]</sup>		6	ns
t <sub>BW</sub>	Byte Enable to End of Write	8		ns

#### Notes:

- Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V.

  thower gives the minimum amount of time that the power supply should be at typical Vcc values until the first memory access can be performed.

  that it have a specified with a load capacitance of 5pF as in part (a) of AC Test Loads. Transition is measured ±500 mV from steady-state voltage.

  At any given temperature and voltage condition, that it have been that the power supply should be at typical Vcc values until the first memory access can be performed.

  The internal transition is measured ±500 mV from steady-state voltage.

  At any given temperature and voltage condition, that it have been that the power supply should be at typical Vcc values until the first memory access can be performed.


  The internal transition is measured ±500 mV from steady-state voltage.

  The internal write time of the memory is defined by the overlap of CE LOW, and WE LOW. CE and WE must be LOW to initiate a write, and the transition of either of these signals can terminate the write. The input data set-up and hold timing should be referenced to the leading edge of the signal that terminates the write.


  The minimum write cycle time for Write Cycle No. 3 (WE controlled, OE LOW) is the sum of the transition of the terminates the write.



## **Switching Waveforms**



# Read Cycle No. 2(OE Controlled) [10, 11]



#### Notes:

- 9. Device is continuously selected. OE, CE, BHE and/or BHE = V<sub>IL</sub>.


  10. WE is HIGH for read cycle.

  11. Address valid prior to or coincident with CE transition LOW.




## Switching Waveforms (continued)

# Write Cycle No. 1 (CE Controlled)[12, 13]



## Write Cycle No. 2 (BLE or BHE Controlled)




#### Notes:

- 12. Data I/O is high-impedance if OE or BHE and/or BLE= V<sub>IH</sub>.
  13. If CE goes HIGH simultaneously with WE going HIGH, the output remains in a high-impedance state.



## Switching Waveforms (continued)

# Write Cycle No.3 ( $\overline{\text{WE}}$ Controlled, $\overline{\text{OE}}$ LOW)



## **Truth Table**

CE	OE	WE	BLE	BHE	1/O <sub>0</sub> –I/O <sub>7</sub>	I/O <sub>8</sub> –I/O <sub>15</sub>	Mode	Power
Н	Х	Χ	Χ	X	High Z	High Z	Power Down	Standby (I <sub>SB</sub> )
L	L	Н	L	L	Data Out	Data Out	Read All Bits	Active (I <sub>CC</sub> )
L	L	Н	L	Н	Data Out	High Z	Read Lower Bits Only	Active (I <sub>CC</sub> )
L	L	Н	Н	L	High Z	Data Out	Read Upper Bits Only	Active (I <sub>CC</sub> )
L	Х	L	L	L	Data In	Data In	Write All Bits	Active (I <sub>CC</sub> )
L	Х	L	L	Н	Data In	High Z	Write Lower Bits Only	Active (I <sub>CC</sub> )
L	Х	L	Н	Ĺ	High Z	Data In	Write Upper Bits Only	Active (I <sub>CC</sub> )
L	Н	Н	Χ	Х	High Z	High Z	Selected, Outputs Disabled	Active (I <sub>CC</sub> )


## **Ordering Information**

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
12	WCFS4016V1C-JC12	J	44-Lead (400-Mil) Molded SOJ	Commercial
	WCFS4016V1C-TC12	Т	44-Pin TSOP II	



## **Package Diagrams**

#### 44-Lead (400-Mil) Molded SOJ J





## **Revision History**

Document Title: WCFS4016V1C 32K x 8 3.3V Static RAM					
REV.	ISSUE DATE ORIG. OF CHANGE DESCRIPTION OF CHANGE				
**	4/12/2002	XFL	New Datasheet		

