

ADVANCED VL-IDE DISK CONTROLLER

GENERAL DESCRIPTION

The W83759A is an advanced version of Winbond's popular VL-IDE interface chip, the W83759. The W83759A retains all of the features and compatibility of the W83759 (the chip meets the ANSI ATA 4.0 specification for IDE hard disk operation and the VESA VL-Bus 2.0 specification for PC local bus devices) while incorporating new features to meet Enhanced IDE, SFF-8011, ATA-2, and Fast-ATA specifications.

Supports Disk Capacity of Greater than 528 MB

The W83759A's driver can handle remapping from BIOS CHS mode to HDD LBA mode. This scheme enables users to break the 528 MB per drive barrier, allowing full use of BLOS INT13 CHS information 子養養 in drives with a capacity of up to 8.4 GB.

High Speed Host Transfer Rate

The W83759A supports Enhanced IDE PIO mode 3 and Fast ATA PIO mode 3 and 4 timing; jumper settings or driver programming can be used to select the PIO mode and a 33 or 50 MHz VL-Bus clock. Different programming timing can be selected for different drives in the same system. The burst transfer rate is shown in the following table.

ATA PIO MODE	IDE COMMAND CYCLE TIME (nS)	BURST TRANSFER RATE (MB/sec)	IORDY THROTTLE CONTROL
0	600	3.33	Option
1	383	5.22	Option
2	240	8.33	Option
3	180	11.1	Required
4	120	16.6	Required


Dual IDE Channels

Like the W83759, the W83759A supports a secondary IDE address (170h-177h/376h) and IRQ15 for applications with four hard disk drives. Additionally, the primary and secondary channels can be independently enabled or disabled by jumper settings or software programming.

Non-disk IDE Peripherals

Because the command cycle can be programmed individually for each drive and dual IDE channels are supported, non-disk IDE peripherals (such as an ATAPI CD-ROM or tape drive) can be attached to the secondary IDE without affecting the transfer rate of the ATA disk drive. Sales of ATAPI IDE CD-ROMs are expected to grow rapidly as these devices become a standard part of many users' desktop PC setup.

Winbond Electronics Corp.



The W83759A provides all of the next-generation ATA-IDE requirements, including support for high capacity disk drives, high speed host transfers, multiple IDE peripherals, and non-disk IDE peripherals. It makes high-performance, low-cost, easy-to-use IDE machines possible.

The W83759A is pin-to-pin backward compatible with the W83759. In addition to the advanced features described above, the W83759A supports automatic power-down, standby, and suspend APM power management states for green PC applications. This new chip is packaged in a 100-pin QFP.

The table below compares the W83759 and W83759A:

	W83759	W83759A
Dual Channel IDE	Yes	Yes
8.4 G Max. Cap.	Software Driving	Software Driving
PIO Mode 3, 4 Control	No	Yes*
DMA Mode Control	No	Yes*
IOCHRDY Control	No	Yes*
IDE Timing Control	Jumper	Jumper or Driver*
Prefetch Control	n Control No	
Power Saving Control	aving Control No	
ATAPI Protocol	Software Driving	Software Driving

* All control is drive-by-drive (per drive selectability)




FEATURES

- Pin-to-pin backward compatible with W83759 VL-IDE Interface chip
- · VESA VL-Bus Rev 2.0 compatible, connects directly to local bus and four IDE drives
- Direct interface to various ANSI ATA/ATA-2/FAST ATA/IDE-2/Enhanced IDE drives
- Supports 32 and 16-bit data transfer
- Fully software programmable for command active/recovery time and address setup, data hold time
- Built-in VL-Bus to 16-bit IO data buffer for special applications
- Fully supports Enhanced IDE features, including Fast PIO, Mode 3/4, IORDY flow control, prefetch control
- Supports dual channels to allow up to four drives or non-disk devices (ATAPI CD-ROM and tape drives)
- · Pipeline pre-fetched reads and posted writes for concurrent disk and host operations
- Independent access timing for all drives (primary/secondary and master/slave)
- All Enhanced IDE new features may be disabled/enabled via driver or power-on setting by per drive selectability
- ATA/Mode 0-4 PIO speed may be set as default timing of each drive via power-on jumper setting
- Supports slave DMA mode protocol (reserved)
- Supports auto power-down, standby, suspend APM power management state for green PCs
- Primary and secondary channel can be independently enabled/disabled by software or jumper setting
- Supports drivers for DOS, Windows, OS/2, UNIX, and Netware
- Packaged in 100-pin QFP



PIN CONFIGURATION





PIN DESCRIPTION

SYMBOL	PIN	TYPE	DESCRIPTION
			VL-Bus Interface
ADV	100	I-PU	Advanced mode indicator. When high, chip is in W83759A mode. When low, chip is in W83759 mode.
LCLK	89	I	VL-Bus clock.
SYSRST	99	I	System reset. When active, the power-on setting pin acts as input.
LADS	95	I	Address data strobe. An active low input signal indicates that there is a valid address and command on the bus.
IORDY /HDC	98	I	In W83759A mode: Enhanced IDE IORDY flow control input. Used to throttle disk's PIO data transfers to improve PIO mode. In W83759 mode: Host data or code status. Used to distinguish between IO and interrupt or halt cycles.
НМІО	97	I-PU	Host memory or I/O status. Used to distinguish between memory and I/O cycles.
HWR	96		Host write or read status. Used to distinguish between write and read cycles.
BE2 BE0	1 2	-	Byte enable bits 2 and 0 from the host CPU address bus. These active low inputs specify which bytes will be valid for host read and write data transfers. When $\overline{BE2}$ is low, the host performs a 32-bit hard disk data transfer cycle when \overline{LDEV} is active.
LDEV	92	0	Local device. An active low output signal which indicates that the current host CPU command cycle is a valid W83759A I/O address (1F0h or 170h).
LRDY	93	Tri-O	Local ready. An active low output that indicates when a CPU transfer has been completed. During a cycle LRDY will first be enabled and driven high. When the cycle is completed, LRDY will immediately be pulled low and will remain active for one T-state. Then it will drive high for one T-state before finally being disabled to end the sequence. This signal is shared with all other VL-Bus targets and driven by W83759A only during cycles W83759A has claimed as its own.



Pin Description, co	ontinued		
SYMBOL	PIN	TYPE	DESCRIPTION
RDYRTN	94	I	Ready return. An active low signal that indicates the end of the current host CPU transfer. Usually RDYRTN is tied directly to the RDY signal of the host CPU.
HA[9:2]	10-3	I	Host address bits 9 through 2 from the host address bus.
HD[31:0]	11–14 19–39 42–45	I/O	Host data. This is the 32-bit bidirectional data bus that connects to the host CPU. HD[7:0] define the lowest data byte, while D[31:24] define the most significant byte by the $\overline{\text{BE}[2:0]}$ signals. The HD bus is
			normally in a high-impedance state and is driven by the W83759A only during data register (1F0h or 170h) read cycles and VGA ($\overline{VGAOEH} = 0$ or $\overline{VGAOEL} = 0$) read cycles.
			Drive Interface
PRDYEN /IDE0CS0	61	I/O -PU	When SYSRST is active, this is an input that latches on the rising edge of SYSRST.
		1	PRDYEN: A high input enables the IORDY flow control function of the primary channel (IDE0) and a low input disables the IDE0's flow control function.
			IDE0CS0 : When SYSRST is inactive, this pin is an active low output used to select the command block registers in the IDE0 drive (1F0h–1F7h).
SRDYEN	62	I/O -PU	When \overline{SYSRST} is active, this is an input that latches on the rising edge of \overline{SYSRST} .
			SRDYEN: A high input enables the IORDY flow control function of the secondary channel (IDE1) and a low disables the IDE1's flow control function.
			IDE0CS1 : When SYSRST is inactive, this pin is an active low output used to select the alternate status register of the control block registers in the IDE0 drive (3F6).



Pin	Description,	continued
	Booonpaon,	oomanaoa

SYMBOL	PIN	TYPE	DESCRIPTION
ENIDE /IDE1CS0	63	I/O -PU	When $\overline{\text{SYSRST}}$ is active, this is an input that latches on the rising edge of $\overline{\text{SYSRST}}$.
			ENIDE: In W83759 mode (ADV = low), this power-on-setting pin controls if the chip enable or disable. In W83759A mode (ADV = high), this pin controls if the IDE0 channel enable or disable. A high input enables and a low input disables the IDE0 channel.
			IDE1CS0 : When SYSRST is inactive, this pin is an active low output and is used to select the command block registers in the IDE1 drive (170h–177h).
TEST /IDE1CS1	64	I/O -PU	When $\overrightarrow{\text{SYSRST}}$ is active, this is an input that latches on the rising edge of $\overrightarrow{\text{SYSRST}}$.
			TEST: In W83759 mode, this power-on-setting pin controls whether both dual channels are enabled or only the primary channel is enabled. A high input enables IDE0 and IDE1 simultaneously and a low input enables IDE0 only. In W83759A mode, this pin controls whether the IDE1 channel enable or disable controls the IDE0 channel as ENIDE.
		-	IDE1CS1: When SYSRST is inactive, this pin is an active low output used to select the alternate status register of the control block registers in the IDE1 drive (376).
EMD1 /IDEIOR	70	1/0 -PU	When $\overline{\text{SYSRST}}$ is active, this is an input that latches on the rising edge of $\overline{\text{SYSRST}}$.
			EMD1: This power-on-setting pin combines with EMD0 to set the initial enhanced timing mode of hard disk access cycles when the enhanced mode is selected via the POSS3 configuration register.
			IDEIOR : Drive I/O read. An active low output that enables data to be read from the drive. The duration and repetition rate of IDEIOR cycles are determined by the type of IDE drive, as specified by MD1 and MD0, in W83759 mode or by EMD1 and EMD0 in W83759A enhanced mode.



Pin Description, continued	Pin	Descri	otion.	continued	
----------------------------	-----	--------	--------	-----------	--

SYMBOL	PIN	TYPE		DE	SCRIPT	ΓΙΟΝ	
EMD0 /IDEIOW	71	I/O -PU	When SYSRS edge of SYSRS		s is an i	nput that	latches on the rising
			initial enhanced	d timing mode	of hard	disk acce	ith EMD1 to set the ess cycles when the enfiguration register.
			ATA PIO mode	Access Time	EMD1	EMD0	
			2	240 nS	1	1	
			3	180 nS	1	0	
			3	180 nS	0	1	
			4	120 n S	0	0	
			be written to th	e drive. The d	uration a	and repet	t that enables data to ition rate of IDEIOW e, as specified by
MD1 /IDEA2,	69	I/O -PD	When SYSRS			function	as inputs and latch
MD0 /IDEA1	68		U	A mode of IDE	E Drive.	MD0 and	MD1 are used to
			ATA PIO mode	Access Time	EMD1	EMD0	
			0	600 nS	0	0	
			0+	500 nS	0	1	
			1	400 nS	1	0	
			2	240 nS	1	1	
							. Drive address bits 2 ister selection in the



Pin Description, continued

SYMBOL	PIN	TYPE	DESCRIPTION
SP1 /IDEA0	67	I/O -PD	When $\overline{\text{SYSRST}}$ is active, this pin is an input that latches on the rising edge of $\overline{\text{SYSRST}}$.
			SP1: VL-Bus speed select. A high input configures the W83759A to run at from 33 MHz to 50 MHz; a low input configures the W83759A to run at under 33 MHz.
			IDEA0: IDE drive address bit 0. Drive address bit 0 is output to the IDE connector for register selection in the drive.
IDD[15:0]	72–87	I/O -PU	When $\overline{\text{SYSRST}}$ is active, these pins function as inputs and latch on the rising edge of $\overline{\text{SYSRST}}$.
			As power-on setting pins, IDD[15:8] are latched to the POSS3 register and IDD[7:0] are latched to the POSS2 register.
			As the drive data bus, bits 15 through 0 are the 16-bit bidirectional data bus that connects to the IDE drive.
			IDD[7:0] define the lowest data byte. The IDD bus is normally in a pull-high state and is driven with valid data by the W83759A only
			during IDE or VGA (VGAOEH = 0 or $\overrightarrow{VGAOEL} = 0$) write cycles.
			ISA-Bus Interface
SA[1:0]	47, 46		ISA address bits 1 and 0. Used to select the hard disk I/O registers.
SD[7:0]	58-51	1/0	These signals provide data bus bits 0 through 7 for the CPU and IDE I/O devices. SD0 is the least significant bit and SD7 is the most significant bit.
XIOR	48	I	$\overline{\text{XIOR}}$ instructs the hard disk I/O device to drive its data onto the SD data bus.
XIOW	49	I	$\overline{\text{XIOW}}$ instructs the hard disk I/O device to read the data on the SD data bus.
AEN	50	I	When this line is active (high), the DMA controller has control of the address bus. A low is the address enable.



Pin Descri	otion,	continued

SYMBOL	PIN	TYPE	DESCRIPTION
			Special Bus Control Interface
SUSP,	59	I-PU	This pin is a multi-function input pin.
DACK, VGAOEH			$\overline{\text{SUSP}}$: In suspend enable mode, indicates that the W83759A will enter the suspend state when low and resume operation when high.
			DACK: In DMA transfer enable mode, used to indicate when the DMA transfer cycle occurs.
			VGAOEH: In VGA buffer enable mode, this active low input controls the input enable for the data transceivers that connect the ID[15:0] pins to the HD[31:16] pins.
DMASL, VGAOEL	60	I/O -PU	When SYSRST is active, this pin is an input that latches on the rising edge of SYSRST.
/ISDENH			DMASL: This power-on setting pin combines with SUSPEN (IDD11 power-on setting pin) to determine which mode the W83759A is in.
			DMASL SUSPEN Mode
			1 X VGA buffer enable
			0 1 Suspend enable
			0 0 DMA transfer enable
			$\overline{\text{VGAOEL}}$: In VGA buffer enable mode, this active low input controls the input enable for the data transceivers that connect the ID[15:0] pins to the HD[15:0] pins.
			ISDENH : In DMA transfer enable mode, this output pin controls the activity of the high byte buffer between IDD[15:8] and SD[15:8].
Vcc	41, 65, 91		+5V power supply
GND	15, 40, 66, 88, 90		Ground reference



CONFIGURATION REGISTERS

Several configuration registers are implemented in the W83759A. These registers are accessible in single-chip mode through the index/data port. The index/data port address is 1B4h/1B8h or 134h/138h, depending on whether pin IDD0 is high or low at power-on.

When the W83759A is in multi-chip mode (IDD1 is low at power-on setting), an ID code should be written to 1B0h/130h (IDIN port). The W83759A will then enter the programming sequence if the ID code matches the chip ID (determined by IDD2, IDD3 at power-on setting) or leave the programming sequence if the ID code does not match. After the chip has entered the programming sequence, the chip ID can be read by reading 1BCh/13Ch (IDOUT port).

	IDD0_P is HIGH	IDD0_P is LOW
IDIN port (W/O)	1B0h*	130h**
Index port (R/W)	1B4h	134h
data port (R/W)	1B8h 🔤 🔩	138h
IDOUT port (R/O)	1BCh	13Ch

* The alias base addresses of 1B0h are XB0h and YB0h, where "X" means 0, 4, 8, C and "Y" means 1, 5, 9, D.

** The alias base addresses of 130h are X30h and Y30h, where "X" means 0, 4, 8, C and "Y" means 1, 5, 9, D.

INDEX	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default Value
80h(R/O) POSS1	ADV	SP1	MD1	MD0	PRDYEN	SRDYEN	IDEN1	IDEN0	8Fh
81h(R/W) POSP1	ADV_P	SP1_P	MD1_P	MD0_P	PRDYEN_P	SRDYEN_P	IDEN1_P	IDEN0_P	8Fh
82h(R/O) POSS2	PD0LEN	PD1LEN	SD0LEN	SD1LEN	DSL1	DSL0	CRLK#	CRSL	FFh
83h(R/W) POSP2	PD0LE_P	PD1LEN_P	SD0LEN_P	SD1LEN_P	DSL1_P	DSL0_P	CRLK#_P	CRSL_P	FFh
84h(R/O) POSS3	PD0EM#	PD1EM#	SD0EM#	SD1EM#	SUSPEN	STBY#	APD	SWAP#	FFh
85h(R/W) POSP3	PD0EM#_P	PD1EM#_P	SD0EM#_P	SD1EM#_P	SUSPEN_P	STBY#_P	APD_P	SWAP#_P	FFh
86h(R/W) ALTCTL	DMASL#_ P	Reserved	EMD1	EMD0	PEMD1_P	PEMD0_P	SEMD1_P	SEMD0_P	80h
87h(R/O) REVID	DMASL#	Reserved	PDRV	SDRV	Rev 3	Rev 2	Rev 1	Rev 0	8Ah
88h(R/W) PD0TIM0	PD0ACT3	PD0ACT2	PD0ACT1	PD0ACT0	PD0RCV3	PD0RCV2	PD0RCV1	PD0RCV0	00h
89h(R/W) PD0TIM1	PD0AST1	PD0AST0	PD0DHT1	PD0DHT0	PD0PRE#	PD0DMA#	PD0RDY#	PD0ADV	00h
8Ah(R/W) PD1TIM0	PD1ACT3	PD1ACT2	PD1ACT1	PD1ACT0	PD1RCV3	PD1RCV2	PD1RCV1	PD1RCV0	00h
8Bh(R/W) PD1TIM1	PD1AST1	PD1AST0	PD1DHT1	PD1DHT0	PD1PRE#	PD1DMA#	PD1RDY#	PD1ADV	00h
8Ch(R/W) SD0TIM0	SD0ACT3	SD0ACT2	SD0ACT1	SD0ACT0	SD0RCV3	SD0RCV2	SD0RCV1	SD0RCV0	00h
8Dh(R/W) SD0TIM1	SD0AST1	SD0AST0	SD0DHT1	SD0DHT0	SD0PRE#	SD0DMA#	SD0RDY#	SD0ADV	00h
8Eh(R/W) SD1TIM0	SD1ACT3	SD1ACT2	SD1ACT1	SD1ACT0	SD1RCV3	SD1RCV2	SD1RCV1	SD1RCV0	00h
8Fh(R/W) SD1TIM1	SD1AST1	SD1AST0	SD1DHT1	SD1DHT0	SD1PRE#	SD1DMA#	SD1RDY#	SD1ADV	00h

Index map of configuration registers:



CRX80h (F	POSS1)	Read Only	Power	on Setting S	tatus 1			
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
ADV	SP1	MD1	MD0	PRDYEN	SRDYEN	IDEN1	IDEN0	
Bit	7	ADV	Power-on setting value of ADV pin Initial application mode					
		0	No ad	vanced mode	application			
		<u>1</u>	<u>Advan</u>	ced mode ap	plication			
Bit 6	6	SP1		-on setting va VESA bus o				
		<u>0</u> 1	-	<u>< 33 MHz</u> < > 33 MHz	Sa CI			
Bit 5, 4 MD	D1, MD0			-on setting va t HDD host tr		2, IDEA1 pin		
			MD1	MD0				
			0	0 Mode	0 (cycle tim	<u>e = 600 nS)</u>		
			0	1 Mode	Mode 0+ (cycle time = 500 nS)			
			1	0 Mode	1 (cycle tim	e = 400 nS)		
			1	1 Mode	2 (cycle tim	e = 240 nS)		
Bit 3	3	PRDYEN		-on setting va state of prima			w control	
			0	Disable IOC	HRDY flow co	ontrol		
			<u>1</u>	Enable IOCI	HRDY flow co	ontrol		
Bit 2	2	SRDYEN		-on setting va state of secor			flow control	
			0	Disable IO	CHRDY flow	control		
			<u>1</u>	Enable IOC	HRDY flow o	<u>control</u>		
Bit 1,	, 0	IDEN1, IDEN		-on setting va state of IDE E			0 pins	
		hen ADV_P	IDEN1	IDEN0	Primary II	DE Secor	ndary IDE	
	=	0	Х	0	disabled	disa	abled	
			0	1	enabled	disa	abled	
			<u>1</u>	<u>1</u>	enabled	ena	abled	



Continued


		when ADV_P		/_P IDEN1 IDEN0 Primary II		DE Secondary IDE		
		= 1		-	0	disabled		bled
					0	disabled		bled
				0	1 enabled			abled
				<u>1</u>	<u>1</u>	<u>enabled</u>	ena	bled
CRX81h (POSP1) Read / Write		Write	P	ower-on	Setting Pro	ogramming 1		
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3		Bit 2	Bit 1	Bit 0
ADV_P	SP1_P	MD1_P	MD0_P	PRDYEN_	P SRI	DYEN_P	IDEN1_P	IDEN0_P

After power-on, the content of the POSP1 register is equal to that of the POSS1 register. The host can program POSP1 to modify the power-on settings.

Bit 7	ADV_P	Programming application mode						
		0 No advanced mode application						
		<u>1</u> Advanced mode application						
Bit 6	SP1_P	Select VESA bus operating CLK						
		VLCLK 33 MHz						
		1 VLCLK > 33 MHz						
Bit 5, 4	MD1_P,	Select default HDD host transfer mode						
	MD0_P	MD1_P MD0_P						
		$\underline{0} \qquad \underline{0} \qquad \underline{Mode \ 0} (cycle time = 600 \text{ nS})$						
		0 1 Mode 0+ (cycle time = 500 nS)						
		1 0 Mode 1 (cycle time = 400 nS)						
		1 1 Mode 2 (cycle time = 240 nS)						
Bit 3	PRDYEN_P	Primary channel IOCHRDY flow control						
		0 Disable IOCHRDY flow control						
		<u>1</u> Enable IOCHRDY flow control						
Bit 2	SRDYEN_P	Secondary channel IOCHRDY flow control						
		0 Disable IOCHRDY flow control						
		1 Enable IOCHRDY flow control						
Bit 1, 0	IDEN1_P, IDEN0_P	IDE ENable control						



		hen ADV_P	IDEN1_	P IDEN0_P	Primary	IDE Seco	ndary IDE	
	= 0			0	disabled	disa	bled	
			0	0 1 enabled		disa	bled	
			<u>1</u>	<u>1</u>	enabled	enat	bled	
		hen ADV_P	IDEN1_	P IDEN0_P	Primary	IDE Seco	ndary IDE	
	=	1	0	0	disabled	disal	bled	
			1	0	disabled	enab	led	
			0	1	enabled	disa	bled	
			<u>1</u>	<u>1</u>	enabled	enat	bled	
					AN			
CRX82h (F	POSS2)	Read Only		Power	-on Setting	Status 2		
0.0.00(.	,			26 3	0.			
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
PD0LEN	PD1LEN	SD0LEN	SD1LEN	DSL1	DSL0	CRLK	CRSL	
Bit	7	PDOLEN	Dowor	on setting valu		ain		
DIL		FDOLLIN		rimary Drive 0			ntrol	
			0	Disable local	device			
			<u>1</u>	Enable local	<u>device</u>			
Bit 6	6	PD1LEN						
	Bit 6 PD1LEN Power-on setting value of IDD6 pin Initial Primary Drive 1 (PD1) local device control							
0 Disable local device							ntrol	
			Initial P	rimary Drive 1	(PD1) loca		ntrol	
		TDILLN	Initial P	rimary Drive 1	(PD1) loca device		ntrol	
Bit s	5	SDOLEN	Initial P 0 <u>1</u> Power-o	rimary Drive 1 Disable local <u>Enable local</u> on setting valu	(PD1) loca device device e of IDD5 p	al device cor Din		
Bit \$	5		Initial P 0 <u>1</u> Power-o Initial S	rimary Drive 1 Disable local <u>Enable local</u> on setting valu econdary Driv	(PD1) loca device device e of IDD5 p e 0 (SD0) l	al device cor Din		
Bit \$	5		Initial P 0 <u>1</u> Power-o Initial S 0	rimary Drive 1 Disable local <u>Enable local</u> on setting valu econdary Driv Disable local	(PD1) loca device device e of IDD5 p e 0 (SD0) l device	al device cor Din		
	-	SDOLEN	Initial P 0 <u>1</u> Power-o Initial S 0 <u>1</u>	rimary Drive 1 Disable local <u>Enable local</u> on setting valu econdary Driv Disable local <u>Enable local</u>	(PD1) loca device device e of IDD5 p e 0 (SD0) l device device	al device cor Din ocal device		
Bit 4 Bit 4	-		Initial P 0 <u>1</u> Power-o Initial S 0 <u>1</u> Power-o	rimary Drive 1 Disable local <u>Enable local</u> on setting valu econdary Driv Disable local	(PD1) loca device e of IDD5 p e 0 (SD0) l device <u>device</u> e of IDD4 p	al device cor Din Ocal device Din	control	
	-	SDOLEN	Initial P 0 <u>1</u> Power-o Initial S 0 <u>1</u> Power-o	rimary Drive 1 Disable local <u>Enable local</u> on setting value econdary Driv Disable local <u>Enable local</u> on setting value	(PD1) loca device e of IDD5 p e 0 (SD0) l device <u>device</u> e of IDD4 p e 1 (SD1) l	al device cor Din Ocal device Din	control	



After power-on, the content of the POSP2 register is equal to that of the POSS2 register. The host can program POSP2 to modify the power-on settings.

Bit 7	PD0LEN_P	Primary Drive 0 (PD0) local device control
		0 Disable local device
		<u>1</u> Enable local device
Bit 6	PD1LEN_P	Primary Drive 1 (PD1) local device control
		0 Disable local device
		1 Enable local device
Bit 5	SD0LEN_P	Secondary Drive 0 (SD0) local device control
		0 Disable local device
		<u>1</u> Enable local device

	s Corp.					•••	03737A		
Continued									
Bit 4	4	SD1LEN_P	Secon	dary Drive 1(SD1) local d	evice control			
			0	0 Disable local device					
			<u>1</u>	<u>1</u> <u>Enable local device</u>					
Bit 3,	, 2	DSL1, 0_P		Device ID selection (used in multi-chip mode or CR protection scheme)					
			DSL1_	P DSL0_F	Device	ID			
			0	0	60h				
			0	1	61h				
			1	0	62h				
			<u>1</u>	<u>1</u>	<u>63h</u>				
Bit	1	CRLK _P	Config	uration Regis	ter locked co	ontrol			
		_	0	CR is auto-	locked (mult	-chip mode)			
			<u>1</u>	<u>CR is not a</u>	uto-locked (s	single-chip m	ode <u>)</u>		
Bit (0	CRSL P	Config	uration Regis	ter selection				
		_	- 0 Ŭ			134h, 138h,	13Ch		
) <u>1</u>			1B4h, 1B8h,			
			-	<u></u>		,,			
CRX84h (F	POSS3)	Read Only		Powe	er-on Setting	Status 3			
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
PD0EM	PD1EM	SD0EM	SD1EM	SUSPEN	STBY#	APD	SWAP		
Bit	7	PD0EM		-on setting va setting of PD0 Enhanced t) enhanced t				
			<u>1</u>	Programma	able timing				
Bit 6	6	PD1EM		-on setting va setting of PD1					
			0	Enhanced t	iming				
			<u>1</u>	Programma	able timing				
Bit \$	5	SD0EM		-on setting va setting of SD0					
			0	Enhanced t	iming				
			<u>1</u>	Programma	able timing				

Continued		
Bit 4	SD1EM	Power-on setting value of IDD12 pin Initial setting of SD1 enhanced timing enable
		0 Enhanced timing
		1 Programmable timing
Bit 3	SUSPEN	Power-on setting value of IDD11 pin Initial setting of SUSPend function
		0 Support DMA mode if $\overline{DMASL} P = 0$ and $ADV_P = 1$
		1 Support suspend function if $\overline{DMASL} P = 0$ and $ADV_P = 1$.
Bit 2	STBY	Power-on setting value of IDD10 pin Initial setting of STandBy state
		0 W83759A is in standby state
		1 W83759A is in normal state
Bit 1	APD	Power-on setting value of IDD9 pin Initial setting of auto Power-down
		0 Auto power-down off
		1 Auto power-down on
Bit 0	SWAP	Power-on setting value of IDD8 pin Initial primary, secondary channel connection select
		0 Primary channel connect to IDE1 Secondary channel connect to IDE0
		1 Primary channel connect to IDE0 Secondary channel connect to IDE1


CRX85h (F	POSP3)	Read/ Write	Power-on Setting Programming 3					
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
PD0EM_P	PD1EM_P	SD0EM_P	SD1EM_P	SUSPEN_P	STBY _P	APD_P	SWAP_P	
Bit 7	7	PD0EM_P		setting prograr able setting of			ig enable	
			0 Enhanced timing					
			<u>1</u> Pr	ogrammable ti	ming			

Winbond Electronics Corp.			VV 05 / 57
ontinued			
Bit 6	PD1EM_P		on setting programming of IDD14 pin nmable setting of PD1 enhanced timing enable
		0	Enhanced timing
		<u>1</u>	Programmable timing
Bit 5	SD0EM_P		on setting programming of IDD13 pin nmable setting of SD0 enhanced timing enable
		0	Enhanced timing
		<u>1</u>	Programmable timing
Bit 4	SD1EM_P		on setting programming of IDD12 pin nmable setting of SD1 enhanced timing enable
		0	Enhanced timing
		<u>1</u>	Programmable timing
Bit 3	SUSPEN_P		on setting value of IDD11 pin nmable setting of SUSPend function
			Support suspend function if $\overline{DMASL} P = 0$ and $ADV_P = 1$
			<u>Support DMA transfer if</u> $\overline{DMASL} = 0$ and $\overline{ADV} = 1$
Bit 2	STBY_P		on setting value of IDD10 pin nmable setting of STandBy state
		0	W83759A is in standby state
		<u>1</u>	W83759A is in normal state
Bit 1	APD_P		on setting value of IDD9 pin tting of auto power-down
		0	Auto power-down off
		1	Auto power-down on
Bit 0	SWAP_P		on setting programming of IDD8 pin nmable primary, secondary channel connectior
			Primary channel connect to IDE1 Secondary channel connect to IDE0
			Primary channel connect to IDE0 Secondary channel connect to IDE1

Electronics Co	rp.								
Continued CRX86h (ALT	Continued CRX86h (ALTCTL) Read / Write Alternative Control Register								
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
DMASL _P	Reserved	EMD1	EMD0	PEMD1_P	PEMD0_P	SEMD1_P	SEMD0_P		
Bit 7	DMASL _P Power-on setting value of VGAOEL pin. After power-on, this bit can be programmed to mo the DMA disable/enable power-on setting. 0 DMA mode enabled if SUSPEN_P = 0 and					-			
			1	ADV_P = 1 DMA mode					
Bit 6		Reserved	<u>1</u> 0 (de	fault)	ulsableu				
Bit5–4		EMD1, 0 Read Only)	Inver pin	se of power-our setting of en	-				
			EMD	1 EMD0	ATA PIO M	lode Cyc	le time (nS)		
			<u>0</u>	<u>0</u>	<u>2</u>	<u>240</u>	_		
			0	1	3	80			
			1	0	3	80			
			1	1	4	120			
Bit3–2	PE	MD1, 0_F	After	I setting of pr power-on, th rimary drive e	ese bits can l	be programm			
			PEM	D1_P PEMD	0_P ATA PI	O mode Cyc	le time (nS)		
			<u>0</u>	<u>0</u>	<u>2</u>	<u>240</u>			
			0	1	3	180			
			1	0	3	180			
			1	`1	4	120)		
Bit1–0	SE	MD1, 0_F	After	l setting of se power-on, th econdary driv	ese bits can l	be programm			
			SEM	D1_P SEMD	D_P ATA PIC	O Mode Cycle	e time (nS)		
			<u>0</u>	<u>0</u>	<u>2</u>	<u>240</u>			
			0	1	3	180			
			1	0	3	180			
			1	1	4	120			

Winbond Electronics Corp

	s Corp.					•••	
CRX87h (I	REVID)	Read Only	Revisio	on ID Numbe	r		
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
DMASL	Reserved	PDRV	SDRV	Rev 3	Rev 2	Rev 1	Rev 0
Bit	7	DMASL		-on setting va			
			0	DMA mode ADV_P = 1	e enabled if S	SUSPEN_P =	= 0 and
			<u>1</u>	DMA mode	disabled		
Bit 6	6	Reserved (Read/Write)	0 (defa)	ault)	-		
Bit 5	5	PDRV	Primar	y channel cu	rrent drive se	elect	
			<u>0</u> 1	<u>Master driv</u> Slave drive			
Bit 4	4	SDRV	Secon	dary channel	current drive	e select	
			<u>0</u>	Master driv	<u>e (default)</u>		
			1	Slave drive)		
Bit 3	3-Bit 0 Rev 3	-Rev 0 101	0b (default i	n A version)			



15/14

1111

CRX89h (F	PD0TIM1)	Read/Write	e Primar	y Drive0 Tim	ing Control 1		
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PD0AST1	PD0AST0	PD0DHT1	PD0DHT0	PD0PRE	PD0DMA	PD0RDY	PD0ADV
Bit 7–Bi	t 6	PD0AST1-0	PD0 D	0	Port (1F0h) Ao	•	
			<u>00</u> 01 10 11		0 2 2 3		
Bit 5–Bi	t 4	PD0DHT1-0	PD0 D	28.	Port (1F0h) D e extra data ho		
			00 01 10 11	.00	0 2 2 3		-,
Bit 3		PDOPRE	Prefeto	ch/Post write	control		
		3-	<u>0</u> 1		<u>ost write enabl</u> ost write disab		
Bit 2		PDODMA	PD0 D	MA mode co	ntrol		
			<u>0</u>	DMA mode	enabled		
			1	DMA mode	disabled		
Bit 1		PD0RDY	PD0 D	ata Register	Port (1F0h) IC	CHRDY Co	ntrol
			<u>0</u>	<u>IOCHRDY</u>	<u>enabled</u>		
			1	IOCHRDY	disabled		
Bit 0		PD0ADV	PD0 D Enable		Port (1F0h) A	dvanced Tim	ling
			0	Normal tim setting)	ing (depends o	on SP1, MD ²	1, MD0
			1	Advanced setting)	timing (depend	ds on PD0TII	VI1-0

Winbond Electronics Corp.

CRX8Ah (F	PD1TIM0)	Read/Write	e Primar	y Drive1 Tim	ing Control C)	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PD1ACT3	PD1ACT2	PD1ACT1	PD1ACT0	PD1RCV3	PD1RCV2	PD1RCV1	PD1RCV0
Bit 7–Bi		PD1ACT3-0	Definit	ata Register ion of these b	bits same as	PD0ACT3-0	
Bit 3–Bi	it O	PD1RCV3-0		ata Register F ion of these b	. ,		-
CRX8Bh (P	D1TIM1)	Read/Write	e Primar	y Drive 1 Tim	ning Control	1	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
PD1AST1	PD1AST0	PD1DHT1	PD1DHT0	PD1PRE	PD1DMA	PD1RDY	PD1ADV
Bit 7-Bi	t 6	PD1AST1-0		ata Register ion of these b			ıp Time
Bit 5-Bi	t 4	PD1DHT1-0	PD1 D	ata Register	Port (1F0h) [Data Hold Tir	ne
Bit 3		PD1PRE				ed	
Bit 2		PD1DMA	PD1 D <u>0</u> 1	MA mode co <u>DMA mode e</u> DMA mode o	enabled		
Bit 1		PD1RDY	PD1 D <u>0</u> 1	ata Register <u>OCHRDY er</u> IOCHRDY d	nabled	OCHRDY Co	ontrol
Bit 0		PD1ADV	PD1 D 0 1	ata Register F Normal timin setting) Advanced tim	ig (depends o	on SP1, MD1	, MD0

Winbond

CRX8Ch (S	SDOTIMO)	Read/Write	e Secono	dary Drive 0	Timing Contr	ol 0	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
SD0ACT3	SD0ACT2	SD0ACT1	SD0ACT0	SD0RCV3	SD0RCV2	SD0RCV1	SD0RCV0
Bit 7-Bit	t 4	SD0ACT3-0	SD0 D	ata Register	Port (170h) F	Read/Write A	ctive Time
			Definiti	on of these b	its same as l	PD0ACT3-0	
Bit 3-Bit	t 0	SD0RCV3-0	SD0 Da	ata Register F	Port (170h) Re	ad/Write Rec	overy Time
			Definiti	on of these b	its same as I	PD0RCV3-0	
					-		
CRX8Dh (S	D0TIM1)	Read/Write	e Secono	dary Drive 0	Timing Contr	ol 1	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
SD0AST1	SD0AST0	SD0DHT1	SD0DHT0	SDOPRE	SDODMA	SDORDY	SD0ADV
	_			00			
Bit 7-Bit	6	SD0AST1-0			Port (170h) A		p Time
					its same as l		
Bit 5-Bit	: 4	SD0DHT1-0		-	Port (170h) E		
					its same as I	PD0RDHT1-	0
Bit 3		SDOPRE		efetch/Post			
			<u>0</u>		st write enab		
			1		st write disal	bled	
Bit 2		SD0DMA		MA mode co			
			<u>0</u>	DMA mode			
			1	DMA mode			
Bit 1		SD0RDY		-	Port (170h) I(JCHRDY Co	ontrol
			<u>0</u> 1	IOCHRDY			
DH O			1				e Fachle
Bit 0		SD0ADV		•	Port (170h) Ad		-
				<u>setting)</u>	g (depends o	113P1, 10101,	
			1 /			on SD0TIM1-	• · · · · ·

Winbond Electronics Corp.


CRX8Eh (S	SD1TIM0)	Read/Write	e Secono	dary Drive 1	Timing Contr	ol 0	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
SD1ACT3	SD1ACT2	SD1ACT1	SD1ACT0	SD1RCV3	SD1RCV2	SD1RCV1	SD1RCV0
Bit 7–Bi	t 4	SD1ACT3-0	SD1 D	ata Register	Port (170h) F	Read/Write A	ctive Time
			Definiti	on of these b	oits same as	PD0RCV3-0	
Bit 3–Bi	t 0	SD1RCV3-0	SD1 Da	ata Register F	Port (170h) Re	ead/Write Rec	overy Time
			Definiti	on of these b	oits same as	PD0RCV3-0	
			0		Timin a Oranta	- 1 4	
CRX8Fh (S	DTTIVIT)	Read/Write	e Secono	bary Drive 1	Timing Contr	OFT	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3 🍡	Bit 2	Bit 1	Bit 0
SD1AST1	SD1AST0	SD1DHT1	SD1DHT0	SD1PRE	SD1DMA	SD1RDY	SD1ADV
			004.0	0			
Bit 7–Bi	t 6	SD1AST1-0			Port (170h) A bits same as		•
Bit 5–Bi	+ 1	SD1DHT1-0			Port (170h) E		
DIL J-DI	14	3010111-0		0	bits same as		
Bit 3		SD1PRE	SD1 P	refetch/Post	write control		
		ODITINE	<u>0</u>		st write enab	led	
			1		st write disab		
Bit 2		SD1DMA	SD1 D	MA mode co	ntrol		
		•••••	<u>0</u>	DMA mode	enabled		
			1	DMA mode	disabled		
Bit 1		SD1RDY	SD1 D	ata Register	Port (170h) I	OCHRDY Co	ontrol
			<u>0</u>	IOCHRDY e	enabled		
			1	OCHRDY of	lisabled		
Bit 0		SD1ADV	SD1 Da	ata Register F	Port (170h) Ad	lvanced Timir	ng Enable
			0	<u>Normal timir</u> setting)	ng (depends	on SP1, MD	<u>1, MD0</u>
			1	Advanced tir	ning (depend	s on SD1TIM	1–0 setting)

Winbond Electropics Corp




SYSTEM BLOCK DIAGRAM

Data Flow






Control Signal



FUNCTION BLOCK DIAGRAM



Publication Release Date: May 1995 Revision A1



FUNCTIONAL DESCRIPTION

Reset Initialization

The CPU clock rate, hard disk access time, hard disk controller enable, and hard disk I/O select are latched at the rising edge of SYSRST. These values are used to control the host and drive access signal timing. Additionally, the W83759A is initialized to a known state by an active low on SYSRST. Any operation in progress is immediately terminated by SYSRST.

Host in Terface

The W83759A operates as a slave device, responding only to cycles within the host I/O address space. The IDE drive data port at address 1F0h (170h) is a 16-bit port that requests a double-word data transfer at address 1F0h (170h). All byte swapping, conversion, word, and double-word assembly are done at the host interface. Table 1 summarizes the W83759A host interface cycle decoding.

Table 1. W8	3759A Cycle	2. 3 K	, ,		
HMIO	HDC	HWR	ADDRESS SPACE	HOST BUS CYCLE	W83759A CYCLE
0	1	0	1F0h–1F7h and 3F6h	I/O Read	IDE0 Read Cycle
0	1	1	1F0h-1F7h and 3F6h	I/O Write	IDE0 Write Cycle
0	1	0	170h–177h and 376h	I/O Read	IDE1 Read Cycle
0	1	1	170h–177h and 376h	I/O Write	IDE1 Write Cycle

Table 1. W83759A Cycle Definition

a. CPU WRITE CYCLES

Table 2. W83759A Write Data Operation

BYTE ENABLE				W83759A INPUT DATA			I/O ADDRESS
BE3	BE2	BE1	BE0	HD[31:16]	HD[15:0]	SD[7:0]	
1	1	1	0	×	×	Valid	1F1–1F7 (171–177)
1	1	0	1	×	×	Valid	
1	0	1	1	×	×	Valid	
0	1	1	1	×	×	Valid	
1	1	0	0	×	Valid	×	1F0 (170)
0	0	0	0	Valid	Valid	×	

8-bit IDE Write Data Path:

 $\text{CPU} \rightarrow \text{Valid HD Byte} \rightarrow \text{SD[7:0]} \rightarrow \text{W83759A} \rightarrow \text{ID[7:0]}$

16/32-bit IDE Write Data Path:

 $\mathsf{CPU} \rightarrow \mathsf{Valid} \; \mathsf{HD} \; \mathsf{Word} \rightarrow \mathsf{W83759A} \rightarrow \mathsf{ID}[\mathsf{15:0}]$



b. CPU READ CYCLES

Table 3. W83759A Read Data Operation

BYTE ENABLE				W83759A OUTPUT DATA			I/O ADDRESS
BE3	BE2	BE1	BE0	HD[31:16]	HD[15:0]	SD[7:0]	
1	1	1	0	×	×	Valid	1F1–1F7 (171–177)
1	1	0	1	×	×	Valid	
1	0	1	1	×	×	Valid	
0	1	1	1	×	×	Valid	
1	1	0	0	×	Valid	×	1F0 (170)
0	0	0	0	Valid	Valid	×	

8-bit IDE Read Data Path: $\mathsf{CPU} \rightarrow \mathsf{Valid} \ \mathsf{HD} \ \mathsf{Byte} \rightarrow \mathsf{Chip} \ \mathsf{Set} \rightarrow \mathsf{SD}[7:0] \rightarrow \mathsf{W83759A} \rightarrow \mathsf{ID}[7:0]$

16/32-bit IDE Read Data Path: $CPU \rightarrow Valid HD Word \rightarrow W83759A \rightarrow ID[15:0]$

Drive Interface

disk COM. CN The W83759A is designed to work with standard IDE disk drives. For the IDE interface, the W83759A provides a 16-bit data path ID[15;0], address lines IDEA[2:0], decoded device select signals **IDE0CS0** (IDE1CS0) and IDE0CS1 (IDE1CS1), and decoded command sigals IDEIOR and **IDEIOW**.

During normal operation, the drive address outputs IDEA[2:0] are used to select a register in an IDE drive. These addresses are generated from BE2, BE0, HA2 and SA1, SA0. Table 4 summarizes the type enable decoding for normal operation.

HA2	BE2	BE0	SA1	SA0	IDEA[2:0]	I/O ADDRESS
0	1	0	×	×	000	1F0 (170) 16-bit
0	0	0	×	×	000	1F0 (170) 32-bit
0	×	×	0	1	001	1F1 (171)
0	×	×	1	0	010	1F2 (172)
0	×	×	1	1	011	1F3 (173)
1	×	×	0	0	100	1F4 (174)
1	×	×	0	1	101	1F5 (175)
1	×	×	1	0	110	1F6 (176)
1	×	×	1	1	111	1F7 (177)

Two drive chip select signals, IDE0CS0 (IDE1CS0) and IDE0CS1 (IDE1CS1), are generated from the local bus addresses and ISA bus address. The 16-bit data register may be read or written at I/O address 1F0h(170h). The 8-bit IDE command and status registers are at I/O addresses 1F1h through 1F7h (and 171h through 177h). The IDEIOR or IDEIOW commands are generated for all address



regions in which IDE0CS0 (IDE1CS0) and IDE0CS1 (IDE1CS1) are active. Table 5 summarizes the decoding of these sqnals.

SELECT SIGNAL	ADDRESS RANGE
IDE0CS0	I/O Address 1F0h through 1F7h
IDE0CS1	I/O Address 3F6h
IDE1CS0	I/O Address 170h through 177h
IDE1CS1	I/O Address 376h

IDE Timing Control

0

0

1

Pin SP1 is used to set the VL-Bus speed. The IDE drive interface will maintain the same ATA PIO timing parameters for IDE drive 16-bit IO access cycles (1F0/170) regardless of whether the VL-Bus operates at 33 or 50 MHz.

In W83759 mode, IDE drive timing is controlled by pins MD1 and MD0, which are used to select the IDE drive PIO mode 0-2. The drive timing depends on the ATA specification for the IDE drive PIO mode selected.

In W83759A mode, IDE drive timing is controlled by pins EMD1 and EMD0, which are used to select the IDE drive PIO mode 2-4. The drive timing depends on the ATA specification for the IDE drive PIO mode selected.

Table 6 summarizes the ATA Rev. 4.0 and ATA-2 PIO timing parameters.

Table 7 and Table 8 summarize the W83759A PIO read/write command pulse and cycle timing when a 16-bit IDE IO access is performed. Because 8-bit IDE IO accesses are always passed to the ISA bus, the W83759A transceives data through the ISA data bus and induces IDE read/write commands from ISA XIOR/XIOW. Thus the 8-bit command timing will always meet ATA timing specifications.

Table 6. ATA Rev. 4.0 and ATA-2 PIO Minimum Timing Parameters Unit: nS										
ATA PIO	A PIO MODE 4)E 3	MOE)E 2	MOE	DE 1	MOD	DE 0
8/16-bit IO access	Active Pulse	Cycle Time								
16-bit	60	120	80	180	100	240	125	383	165	600
8-bit	60	120	80	180	290	290	290	383	290	600

Table 6, ATA Rev. 4.0 and ATA-2 PIO Minimum Timing Parameters

Table 7, PIO Command Pulse and Cycle Timing (W83759 mode)

6 (180)

Unit: LCLK

Mode 0

Mode 0+

19 (570)

				J (
SP1	MD1	MD0	IDE WRITE ACTIVE PULSE	IDE READ ACTIVE PULSE	READ/WRITE CYCLE TIME	IDE MODE SELECT
0	0	0	6 (180)	7 (210)	22 (660)	Mode 0

7 (210)



SP1	MD1	MD0	IDE WRITE ACTIVE PULSE	IDE READ ACTIVE PULSE	READ/WRITE CYCLE TIME	IDE MODE SELECT
0	1	0	8 (240)	9 (270)	13 (390)	Mode 1
0	1	1	4 (120)	5 (150)	9 (270)	Mode 2
1	0	0	9 (180)	10 (200)	31 (620)	Mode 0
1	0	1	9 (180)	10 (200)	27 (540)	Mode 0+
1	1	0	7 (140)	8 (160)	19 (380)	Mode 1
1	1	1	6 (120)	7 (140)	13 (260)	Mode 2

Table 7. PIO Command Pulse and Cycle Timing, continued

Note: It is recommended that SP be set to 0 when LCLK is 33 MHz. The initial default value is SP1 = 0. The timing value (nS) is based on LCLK = 20 nS when SP1 = 1 and LCLK = 30 nS when SP1 = 0.

	and the second se
Table 8. PIO Command Pulse and Cycle Timing (W83759A mode)	AD

Unit: LCLK

SP1	EMD1	EMD0	IDE WRITE ACTIVE PULSE	IDE READ ACTIVE PULSE	READ/WRITE	IDE MODE SELECT
0	0	0	4 (120)	5 (150)	8 (240)	Mode 2
0	0	1	3 (90)	4 (120)	6 (180)	Mode 3
0	1	0	3 (90)	4 (120)	6 (180)	Mode 3
0	1	1	2 (60)	3 (90)	4 (120)	Mode 4
1	0	0	4 (80)	5 (100)	11 (220)	Mode 2
1	0	1	4 (80)	5 (100)	9 (180)	Mode 3
1	1	0	3 (60)	4 (80)	7 (140)	Mode 4-
1	1	1	2 (40)	3 (60)	5 (100)	Mode 4+

Note: It is recommended that SP be set to 0 when LCLK is 33 MHz. The initial default value is SP1 = 0. The timing value (nS) is based on LCLK = 20 nS when SP1 = 1 and LCLK = 30 nS when SP1 = 0.

Prefetch Control

The W83759A IDE command prefetch feature provides concurrent operations by pipelined readahead of the next data word(s) from the drive while the host is transferring previously requested disk data into system memory. This reduces the amount of time that the host must pause and wait for data to be accessed. While the host is writing data to memory, the W83759A reads data from the disk drive. As soon as the host reads the W83759A data, new data are requested by the W83759A from the disk drive. This prefetch feature is active only for disk data at the 1F0h and 170h IO addresses and does not oprate on other disk register data.

Power-saving Control

The W83759A provides three power-saving modes. In the initial-level power-saving mode, all of the drive's control, address, data, and other signals enter a logic 1 standby state when no IDE disk cycle is active. This reduces unnecessary power use and decreases the amount of EMI radiation generated by driving the long IDE cable continuously.



After power on, the W83759A automatically enters the "Auto-Power-Down" (APD) mode. In this mode the only active logic inside the W83759A is the host address decoder and bus tracking state machine. Power is saved by not switching logic inside the W83759A that is not being utilized. Whenever an IDE transfer cycle is detected, the W83759A leaves APD mode and the entire chip becomes active. The W83759A enters APD mode again after the completion of an IDE transfer cycle.

To support deep-green systems, the W83759A also provides advanced power saving modes, standby mode, and suspend mode. When standby mode is enabled ($\overline{\text{STBY}}$ bit goes low), all of the logic inside the W83759A is stopped until standby mode is disabled ($\overline{\text{STBY}}$ bit goes high). When suspend mode is enabled (SUSPEN bit goes high and $\overline{\text{DMASL}}$ is low on $\overline{\text{SYSRST}}$ rising), the W83759A will enter suspend state when $\overline{\text{SUSP}}$ goes low and return to normal state when $\overline{\text{SUSP}}$ goes high.

ABSOLUTE MAXIMUM RATINGS

$(VDD = 5 V \pm 5\%, VSS = 0V)$				
PARAMETER	RATING	UNIT		
Power Supply Voltage	-0.3 to 7.0	V		
Input Voltage	Vss-0.3 to VDD +0.3	V		
Operating Temperature (Ta)	0 to + 70	°C		
Storage Temperature	-55 to + 150	°C		

1

Note: Exposure to conditions beyond those listed under Absolute Maximum Ratings may adversely affect the life and reliability of the device.

DC CHARACTERISTICS

 $(TA = 0^{\circ} C \text{ to } +70^{\circ} C, VDD = 5V \pm 5\%, Vss = 0V)$

PARAMETER	SYM.	CONDITIONS	MIN.	MAX.	UNIT
Input Low Voltage	VIL		-0.3	0.8	V
Input High Voltage	Vін		2.0	Vdd + 0.3	V
Input High Leakage with Pull-Down	Ilihd	VIN = VDD	-	+500	μΑ
Input Low Leakage with Pull-Up	Ililu	VIN = 0V	-	-500	μΑ
Input High Leakage	Іцн	VIN = VDD	-	+10	μA
Input Low Leakage	ILIL	VIN = 0V	-	-10	μΑ
Output Low Voltage	Vol	$IOL = 8 \text{ mA} (\overline{LDEV}, SD, IDE \text{ pins})$ IOL = 6 mA (other pins)	-	0.4	V
Output High Voltage	Vон	$IOL = -8 \text{ mA} (\overline{LDEV}, SD, IDE \text{ pins})$ IOL = -6 mA (other pins)	2.4	Vdd	V
Input Capacitance	CIN		-	5	pF
Output Capacitance	Соит		-	10	pF



DC Characteristics, continued

PARAMETER	SYM.	CONDITIONS	MIN.	MAX.	UNIT
Operating Current	Idd	FLCLK = 50 MHz	-	25	mA
Standby Current	ISTBY	All input and I/O pins pulled high, LCLK = VDD	-	800	μΑ

AC CHARACTERISTICS

All AC timing is measured from the 0.8V and 2.0V on the source signal to the 0.8V and 2.0V level on the signal under test.

AC specifications are given for the following testing conditions:

VDD = 5V \pm 5%, Temp. = 0° C to 70° C

	5%, Temp. = 0° C to 70° C							
VL-Bus shared signal loading = 100 pF VL-Bus non-shared signal loading = 33 pF ISA Bus signal loading = 240 pF IDE device interface loading = 30 pF SYMBOL PARAMETER MN. MAX. UNIT FIG.								
	shared signal loading = 33 pF	الدري	, ju					
ISA Bus sign								
IDE device in	nterface loading = 30 pF							
SYMBOL	PARAMETER	MIN.	MAX.	UNIT	FIG.			
t1	LCLK Period	20	-	nS	Fig. 1			
t2	LCLK High Time	5	-	nS	Fig. 1			
t3	LCLK Low Time	5	-	nS	Fig. 1			
t4	SYSRST Pulse Width	16	-	LCLK	Fig. 1			
t5	POS Pin to SYSRST Setup Time	200	-	nS	Fig. 1			
t6	POS Pin Hold Time from SYSRST	10	-	nS	Fig. 1			
t7	LADS to LCLK Setup Time	6	-	nS	Fig. 2			
t8	LADS Hold Time from LCLK	3	-	nS	Fig. 2			
t9	LDEV Active Delay from Address	39		nS	Fig. 2			
t10	VESA IO Read Host Data Drive Delay	5	16	nS	Fig. 2, 4			
t11	$\overline{\text{HMIO}}$, $\overline{\text{HDC}}$, $\overline{\text{HWR}}$ to LCLK Setup Time when $\overline{\text{LDEV}}$ asserted at T2	5	-	nS	Fig. 2, 3			
t12	$\overline{\text{HMIO}}$, $\overline{\text{HDC}}$, $\overline{\text{HWR}}$ to LCLK Setup Time when $\overline{\text{LDEV}}$ asserted at T2	10	-	nS	Fig. 2, 3			
t13	LRDY Active Delay from LCLK	5	16	nS	Fig. 2, 3			
t14	LRDY Inactive Delay from LCLK	6	18	nS	Fig. 2, 3			
t15	RDYRTN to LCLK Setup Time	6	-	nS	Fig. 2, 3			
t16	RDYRTN Hold Time from LCLK	3	-	nS	Fig. 2, 3			
t17	VESA IO Write Host Data Valid Delay	-	20	nS	Fig. 3			
t18	VESA IO Write Host Data Hold Time	0	-	nS	Fig. 3, 5			




AC Characteristics, continued SYMBOL PARAMETER MIN. MAX. UNIT FIG. t19 IDEA[2:0] Valid Delay from Address Valid 18 nS Fig. 4, 5 t20 IDEA[2:0] Invalid Delay from Address Change 5 18 nS Fig. 4, 5 t21 18 nS Fig. 4, 5 -IDE0CS0, IDE1CS0 Valid Delay from Address valid t22 IDE0CS0, IDE1CS0 Invalid Delay from 5 18 nS Fig. 4, 5 Address Change t23 22 nS Fig. 4, 5 **IDEIOR**, **IDEIOW** Active Delay from LCLK t24 -24 nS Fig. 4, 5 **IDEIOR**, **IDEIOW** Inactive Delay from LCLK t25 IDE Read IDD Data Hold Time from LCLK 0 nS Fig. 4 -IDE Read IDD to HD Delay t26 **1**6 nS Fig. 4 t27 IDE Read HD Float Delay from LCLK 10 30 nS Fig. 4 t28 IDE Write IDD Drive Delay 6. 20 nS Fig. 5 t29 IDE Write IDD Float Delay 30 nS 10 Fig. 5 IDEA[2:0] Valid Delay from A2 SA[1:0] Valid t30 Ε. 20 nS Fig. 6, 7 t31 IDEA[2:0] Invalid Delay from A2 SA[1:0] 5 20 nS Fig. 6, 7 Change t32 -17 nS Fig. 6, 7 IDE0CS1, IDE1CS1 Valid Delay from Address Valid t33 4 17 nS Fig. 6, 7 IDE0CS1, IDE1CS1 Invalid Delay from Address Change ISA IDE Read IDD to SD Delay t34 8 18 nS Fig. 6 t35 ISA IDE Read IDD Data Hold Time from 5 Fig. 6 nS IDEIOR ISA IDE Write SD to IDD Delay 8 18 nS t36 Fig. 7 t37 ISA IDE Wrtie SD Data Hold Time from 30 nS Fig. 7 XIOW VGA Read IDD to HD Delay Fig. 8 t38 -16 nS 20 Fia. 8 t39 nS VGA Read HD Float Delay from VGAOEL t40 VGA Write HD to IDD Delay Fig. 9 -16 nS t41 20 Fig. 9 nS _ VGA Write HD Float Delay from VGAOEH t42 20 nS Fig. 6 -ISA IDD Read IDEIOR Active Delay from XIOR t43 20 nS Fia. 6 _ ISA IDD Read IDEIOR Inactive Delay from XIOR t44 -20 nS Fig. 7 ISA IDE Write IDEIOW Active Delay from XIOW t45 20 nS Fig. 7 -ISA IDE Write IDEIOW Inactive Delay from XIOW



TIMING WAVEFORMS

All AC timing is measured from the 0.8V and 2.0V on the source signal to the 0.8V and 2.0V level on the signal under test.

LCLK, SYSRST, Timing



Note: ENIDE, TEST, SP1, MD1, MD0, PRDYEN, SRDYEN, IDD[15:0], EMD1, EMD0, DMASL are POS (Power-On Setting) pins. When SYSRST is low they are tri-stated as inputs.

VESA IO Read Timing




Figure 2

Note: Local IDE cycle time is determined by SP1, MD1, and MD0 or by SP1, EMD1 and EMD0 at power-on. After power-on the driver can program the timing register to tune the timing.



VESA IO Write Timing




Figure 3



IDE IO Read Timing




Figure 4

Note: At power-on the recovery time and pulse width are determined by SP1, MD1, and MD0, or by SP1, EMD1 and EMD0 as indicated in Table 7. and Table 8. After power-on the driver can program the timing register to tune the timing.

Example: When SP = 1 and MD1 = MD0 = 0, the IDEIOR pulse width is 10 LCLK and recovery time is 21 LCLK (cycle time is 31 LCLK).



IDE IO Write Timing





Figure 5

Note: At power-on the recovery time and pulse width are determined by SP1, MD1, and MD0 or by SP1, EMD1, and EMD0 as indicated in Table 7 and Table 8. After power-on the driver can program the timing register to tune the timing.

Example: When SP = 1 and MD1 = MD0 = 0, the IDEIOW pulse width is 9 LCLK and recovery time is 22 LCLK (cycle time is 31 LCLK).




ISA IO Read Timing



Publication Release Date: May 1995 Revision A1




VGAOEL Read Timing





PACKAGE DIMENSION 100-pin QFP





Headquarters

No. 4, Creation Rd. III, Science-Based Industrial Park, Hsinchu, Taiwan TEL: 886-3-5770066 FAX: 886-3-5792646 http://www.winbond.com.tw/ Voice & Fax-on-demand: 886-2-7197006

Taipei Office

11F, No. 115, Sec. 3, Min-Sheng East Rd., Taipei, Taiwan TEL: 886-2-7190505 FAX: 886-2-7197502

Winbond Electronics (H.K.) Ltd. Rm. 803, World Trade Square, Tower II, 123 Hoi Bun Rd., Kwun Tong, Kowloon, Hong Kong TEL: 852-27516023 FAX: 852-27552064 Winbond Electronics North America Corp. Winbond Memory Lab. Winbond Microelectronics Corp. Winbond Systems Lab. 2730 Orchard Parkway, San Jose, CA 95134, U.S.A. TEL: 1-408-9436666 FAX: 1-408-9436668

Note: All data and specifications are subject to change without notice.