



10-Bit Digital-to-Analogue Converter

### Description

The WM5615 is a 10-bit voltage output digital-toanalogue converter (DAC) with a buffered reference input (high impedance). The DAC produces a maximum output voltage that is twice the reference voltage and the DAC is monotonic. The device is simple to use, running from a single supply of 5V. A power-on reset function is incorporated to ensure repeatable start-up conditions.

Digital control of the WM5615 is over a 3-wire serial bus that is CMOS compatible and easily interfaced to industry standard microprocessor and microcontroller devices. The device receives a 16-bit data word to produce the analogue output. The digital inputs feature Schmitt triggers for high noise immunity. Digital communication protocols include the SPI<sup>™</sup>, QSPI<sup>™</sup> and Microwire<sup>™</sup> standards.

The 8-terminal small-outline D package allows digital control of analogue functions in space-critical applications. The WM5615C is characterised for operation from  $0^{\circ}$ C to 70°C. The WM5615I is for operation from -40°C to 85°C.

SPI and QSPI are trademarks of Motorola, Inc. Microwire is a trademark of National Semiconductor Corp.

#### Features

- 10-bit CMOS voltage output DAC in an 8-terminal package
- 5V single supply operation
- 3-wire serial interface
- · High-impedance reference input
- Maximum voltage output twice reference input voltage
- Internal power-on reset
- Low power consumption ... 1.75mW max 877kHz update rate
- Setting time to 0.5 LSB ... 12.5μs typical
- Monotonic over temperature
- Pin compatible with the Maxim MAX515

### Applications

- Battery-powered test Instruments
- Digital offset and gain adjustment
- Battery-operated/remote industrial controls
- Machine and motion control devices
- Cellular telephones

### **Block Diagram**



Production Data data sheets contain final specifications current on publication date. Supply of products conforms to Wolfson Microelectronics standard terms and conditions.

### **Wolfson Microelectronics**

Lutton Court, Bernard Terrace, Edinburgh EH8 9NX. UK Tel: +44 (0) 131 667 9386 Fax: +44 (0) 131 667 5176 email: admin@wolfson.co.uk www: http://www.wolfson.co.uk © 1996 Wolfson Microelectronics



Note: Stresses beyond those listed under 'Absolute Maximum Ratings' may cause damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under 'Recommended Operating Conditions' is not implied. Exposure to absolute maximum rated conditions for extended periods may affect device reliability.

### **Recommended Operating Conditions**

| PARAMETER                           |         | SYMBOL | MIN | ТҮР   | МАХ   | UNIT |
|-------------------------------------|---------|--------|-----|-------|-------|------|
| Supply voltage                      |         | Vdd    | 4.5 | 5     | 5.5   | V    |
| High-level digital input voltage    |         | Viн    | 2.4 |       |       | V    |
| Low-level digital input voltage     |         | VIL    |     |       | 0.8   | V    |
| Reference voltage to REFIN terminal |         | Vref   | 0   | 2.048 | Vdd-2 | V    |
| Load resistance                     |         | R∟     | 2   |       |       | kΩ   |
| Operating free air temperature      | WM5615C | TA     | 0   |       | 70    | Ĉ    |
|                                     | WM5615I | TA     | -40 |       | 85    | °C   |

**Electrical Characteristics** (over recommended operating free-air temperature range) VDD =  $5.0V \pm 5\%$ , Vref = 2.048V unless otherwise stated.

#### **Static DAC Specifications**

| PARAMETER                       | SYMBOL | CONDITIONS                 | MIN | TYP         | MAX  | UNIT   |
|---------------------------------|--------|----------------------------|-----|-------------|------|--------|
| Resolution                      |        |                            | 10  |             |      | bits   |
| Integral nonlinearity           | INL    | (see note 1)               |     |             | ±1   | LSB    |
| Differential nonlinearity       | DNL    | (see note 2)               |     | +0.1        | ±0.5 | LSB    |
| Zero scale error (offset error) | Ezs    | (see note 3)               |     |             | ±3   | LSB    |
| Zero scale error (offset error) |        | (see note 4)               |     | 3           | 1    | ppm/⁰C |
| temperature coefficient         |        |                            |     | 3.30        |      |        |
| Gain error                      | EG     | (see note 5)               |     | 1.5         | ±3   | LSB    |
| Gain error temperature          |        | (see note 6)               | A 1 | 1 🕻         |      | ppm/⁰C |
| coefficient                     |        | 36-                        | 2   |             |      |        |
| Power-supply rejection ratio    | PSRR   | Offset (see notes 7 and 8) |     | 0.1         |      | LSB/V  |
|                                 |        | Gain                       | 6.  | 0.1         |      |        |
| Analogue full scale output      |        | RL = 100kΩ                 | 2V  | ref(1023/10 | )24) | V      |

#### Notes:

- The relative accuracy or integral nonlinearity (INL), sometimes referred to as linearity error, is the maximum deviation of the output from the line between zero and full scale, excluding the effect of zero code and full scale errors (see text).
- 2. The differential nonlinearity (DNL), sometimes referred to as differential error, is the difference between the measured and ideal LSB amplitude change of any two adjacent codes. Monotonic means the output voltage changes in the same direction (or remains constant) as a change in the digital input code.
- 3. Zero-scale error is the deviation from zero voltage output when the digital input is zero (see text)
- Zero-scale error temperature coefficient is given by Ezs TC = [Ezs (Tmax) - Ezs (Tmin)] /Vref x 10<sup>6</sup>/ (Tmax-Tmin)

- Gain error is the deviation from the ideal output (Vref - 1LSB) with an output load of 10kΩ, excluding the effects of zero error.
- Gain temperature coefficient is given by EG TC = [EG (Tmax) - EG (Tmin)] /V ref x 10<sup>6</sup>/(Tmax-Tmin).
- Zero-scale offset error rejection ratio (Ezs-RR) is measured by varying the VDD from 4.5V to 5.5V DC and measuring the proportion of this signal imposed on the zero-code output voltage.
- Gain error rejection ratio (EG-RR) is measured by varying the VDD from 4.5 to 5.5 V DC and measuring the proportion of this signal imposed on the full-scale output voltage after subtracting the zero scale change.

#### Voltage Output (OUT)

| PARAMETER                       | SYMBOL    | CONDITIONS                 | MIN  | TYP | MAX     | UNIT |
|---------------------------------|-----------|----------------------------|------|-----|---------|------|
| Voltage output range            | Vo        | R∟=10kΩ                    | 0    |     | Vdd-0.4 | V    |
| Output load regulation accuracy |           | $Vo(OUT) = 2V RL=2k\Omega$ |      |     | 0.5     | LSB  |
| Output short circuit current    | losc      | OUT to VDD or AGND         |      | 20  |         | mA   |
| Output voltage, low level       | VOL(low)  | lo (OUT) <= 5mA            |      |     | 0.25    | V    |
| Output voltage, high level      | VOH(high) | lo (OUT) <= -5mA           | 4.75 |     |         | V    |

# Electrical Characteristics (continued)

VDD =  $5.0V \pm 5\%$ , Vref = 2.048V unless otherwise stated.

### **Reference Input (REFIN)**

| PARAMETER           | SYMBOL | CONDITIONS | MIN | TYP | MAX   | UNIT |
|---------------------|--------|------------|-----|-----|-------|------|
| Input voltage range | Vi     |            | 0   |     | Vdd-2 | V    |
| Input resistance    |        |            | 10  |     |       | MΩ   |
| Input capacitance   | G      |            |     | 5   |       | pF   |

## Digital Inputs (DIN, SCLK, CS)

|                                  | SYMBOL | CONDITIONS | MIN | TVP | MAX | UNIT |
|----------------------------------|--------|------------|-----|-----|-----|------|
| High level digital input voltage | VIH    | CONDITIONS | 2.4 | 3   |     | V    |
| Low level digital input voltage  | VIL    |            | 122 |     | 0.8 | V    |
| High level digital input current | Ін     | VI = VDD   |     | ~O' | ±1  | μA   |
| Low level digital input current  | lı_    | VI = 0V    |     |     | ±1  | μA   |
| Input capacitance                | Ci     |            |     | 8   |     | pF   |
|                                  |        |            |     |     | •   |      |
| Digital Output (DOUT)            |        |            |     |     |     |      |

### Digital Output (DOUT)

| PARAMETER           | SYMBOL | CONDITIONS | MIN   | TYP | MAX | UNIT |
|---------------------|--------|------------|-------|-----|-----|------|
| Output voltage high | Vон    | lo = -2mA  | Vdd-1 |     |     | V    |
| Output voltage low  | Vol    | lo = 2mA   |       |     | 0.4 | V    |

### **Power Supply**

| PARAMETER            | SYMBOL | CONDITIONS             | i             | MIN | TYP | MAX | UNIT |
|----------------------|--------|------------------------|---------------|-----|-----|-----|------|
| Supply voltage       | Vdd    |                        |               | 4.5 | 5   | 5.5 | V    |
|                      |        | VDD = 5.5V, no load.   | Vref = 0V     |     | 150 | 250 | μΑ   |
| Power supply current | IDD    | All inputs = 0V or VDD |               |     |     |     |      |
|                      |        | VDD = 5.5V, no load.   | Vref = 2.048V |     | 230 | 350 | μΑ   |
|                      |        | All inputs = 0V or VDD |               |     |     |     |      |

#### **Electrical Characteristics** (continued)

VDD = 5.0V  $\pm$ 5%, Vref = 2.048V unless otherwise stated.

#### **Analogue Output Dynamic Performance**

| PARAMETER                    | SYMBOL  | CONDITIONS                    | MIN | ТҮР  | MAX | UNIT |
|------------------------------|---------|-------------------------------|-----|------|-----|------|
| Output slew rate             | SR      | $CL = 100 pF RL = 10 k\Omega$ | 0.3 | 0.5  |     | V/µs |
|                              |         | $T_A = 25^{\circ}C$           |     |      |     |      |
| Output settling time         | ts      | To 0.5 LSB CL = 100pF         |     | 12.5 |     | μs   |
|                              |         | $RL = 2k\Omega$ (see note 9)  |     |      | 3   |      |
| Glitch energy                |         | DIN = All 0s to all 1s        |     | 5    | 1   | nV∎s |
| Signal to noise + distortion | S/(N+D) | Vref = 2Vpp at 1kHz +         |     | 60   | -   | dB   |
|                              |         | 2.048 V DC, code 512          |     | 1    |     |      |
|                              |         |                               | 4.1 |      |     |      |

**Note 9:** Settling time is the time for the output signal to remain within 0.5 LSB of the final measured value for a digital input code change from code zero to 1023 rising and 1023 to 64 falling.

### **Digital Input Timing Specifications**

| PARAMETER   | SYMBOL    | MIN | TYP | MAX | UNIT |
|---|-----------|-----|-----|-----|------|
| Setup time, DIN before SCLK high                    | tsu (DS)  | 45  |     |     | ns   |
| Hold time, DIN valid after SCLK high                | th (DH)   | 0   |     |     | ns   |
| Setup time, CS low to SCLK high                     | tsu (CSS) | 1   |     |     | ns   |
| Setup time CS high to SCLK high                     | tsu (CS1) | 50  |     |     | ns   |
| Hold time, SCLK low to CS low                       | th (CSHO) | 1   |     |     | ns   |
| Hold time, SCLK low to $\overline{CS}$ high         | th (CSHI) | 0   |     |     | ns   |
| Pulse duration, min. chip select pulse width height | tw(CS)    | 20  |     |     | ns   |
| Pulse duration, SCLK low                            | tw (CL)   | 18  |     |     | ns   |
| Pulse duration, SCLK high                           | tw (CH)   | 18  |     |     | ns   |
|   |           |     |     |     |      |

#### **Output Switching Specification**

| PARAMETER              | SYMBOL     | CONDITIONS | MIN | TYP | MAX | UNIT |
|------------------------|------------|------------|-----|-----|-----|------|
| Propagation delay time | tpd (DOUT) | C∟ = 50pF  |     |     | 50  | ns   |

#### reference input (REFIN)

| PARAMETER                 | CONDITIONS                         | MIN | TYP | MAX | UNIT |
|---------------------------|------------------------------------|-----|-----|-----|------|
| Reference feedthrough     | Input code = $00$<br>(see note 10) |     | -80 |     | dB   |
| Reference input bandwidth | Input code = 512                   |     | 100 |     | kHz  |
|                           | (see note 10)                      |     |     |     |      |

**Note 10:** Reference feedthrough and bandwidth are measured at the DAC output with Vref input = 2Vpp at 1kHz + 2.048V DC

# Typical Performance Characteristics



# **Pin Description**

| PIN | NAME  | FUNCTION                      |
|-----|-------|-------------------------------|
| 1   | DIN   | Serial data input.            |
| 2   | SCLK  | Serial clock input.           |
| 3   | CS    | Chip select, active low.      |
| 4   | DOUT  | Serial data output for daisy- |
|     |       | chaining.                     |
| 5   | AGND  | Analogue ground.              |
| 6   | REFIN | Reference input.              |
| 7   | VOUT  | DAC output.                   |
| 8   | VDD   | Positive power supply.        |



NOTES: A. The input clock, applied at the SCLK terminal, should be inhibited low when CS is high to minimise clock feedthrough. B. Data input from preceeding conversion cycle. C. Sixteenth SCLK falling edge.

### **Detailed Description**

#### **General Function**

The WM5615 uses a resistor string network buffered with a single-supply CMOS op amp in a fixed gain of x2 to convert 10-bit digital data to analogue voltage levels (see Block Diagram). The topology of the WM5615 makes the output the same polarity as the reference input (see Table 1).

An internal reset circuit forces the DAC register to reset to all 0s on power-up.



Figure 1 - Typical Operating Circuit

### **Detailed Description (Continued)**

Table 1 - Binary Code Table (0V to 2VREFIN Output), Gain = 2

| INPUT* |      |         | OUTPUT   |
|--------|------|---------|--|
| 1111   | 1111 | 11 (xx) | +2(V <sub>REFIN</sub> ) 1023<br>1024               |
| 1000   | 0000 | 01 (xx) | +2(V <sub>REFIN</sub> ) 513<br>1024                |
| 1000   | 0000 | 00 (xx) | +2( $V_{REFIN}$ ) $\frac{512}{1024}$ = $V_{REFIN}$ |
| 0111   | 1111 | 11 (xx) | +2(V <sub>REFIN</sub> ) 511<br>1024                |
| 0000   | 0000 | 01 (xx) | +2(V <sub>REFIN</sub> ) 1/1024                     |
| 0000   | 0000 | 00 (xx) | OV   |

\* A 10-bit data word with two sub-LSB Xs must be written since the DAC input latch is 12-bits wide.

#### **Buffer Amplifier**

The output buffer is a rail-to-rail output CMOS op amp. Max. setting time is 12.5µs to +/-0.5 LSB of final value. The output is short-circuit protected and can drive a  $2k\Omega$  load with a 100pF load capacitance.

#### **External Reference**

The external voltage input is buffered and must be positive but less than VDD - 2V. The reference voltage determines the DAC full-scale output. Since the reference terminal is buffered, the DAC input resistance is not code dependent and is 10M $\Omega$  minimum. The REFIN input capacitance is typically 5pF.

#### **Digital Interface**

The digital inputs are designed to be compatible with TTL or CMOS logic levels. However, to achieve the lowest power dissipation, the digital inputs should be driven with rail-to-rail CMOS logic. With TTL logic levels, the power requirement increases by a factor of approximately two.

#### Serial Interface

The WM5615 uses a three-wire serial interface which is compatible with SPI, QSPI (CPOL = CPHA = 0) and Microwire standards as shown in figures 2 and 3. The DAC is programmed by writing two 8-bit words, MSB first (see Block Diagram and Timing Diagram). 16 bits of serial data are clocked into the DAC in the following order, 4 fill (dummy) bits, 10 data bits and 2 sub-LSB Xs. The 4 dummy bits are not normally needed and are required only when DACs are daisy chained. The 2 sub-LSB Xs, however, are always needed because the input register is 12 bits wide. Transitions at CS should occur while SCLK is low. Data is clocked in on the SCLK rising edge while CS is low. The serial input data is held in a 16bit serial shift register. On the CS rising edge, the ten data-bits are transferred to the DAC register and update the DAC. With CS high, data cannot be clocked into the DIN terminal.

The WM5615 receives data in 16-bit blocks. The SPI and Microwire interfaces output data in 8-bit blocks requiring two write cycles to input data to the DAC. The QSPI interface allows variable data output from 8 to 16 bits so can load into the DAC in one write cycle.

### **Detailed Description (Continued)**





Figure 2 - Microwire Connection



Note: The DOUT-MISI connection is not required for writing to the WM5615, but may be used for verifying data transfer.

#### **Daisy-Chaining Devices**

The serial output, DOUT, allows cascading of two or more DACs. The data at DIN appears at DOUT, delayed by 16 clock cycles plus one clock width. For low power, DOUT does not require an external pull-up resistor. DOUT does not go into a high-impedance state when  $\overrightarrow{CS}$  is high. DOUT changes on SCLK's falling edge when  $\overrightarrow{CS}$  is low. When  $\overrightarrow{CS}$  is high, DOUT remains in the state of the last data bit.

Any number of DACs can be daisy-chained by connecting the DOUT of one device to the DIN of the next device in the chain.

# Linearity, Offset and Gain Error using Single End Supplies

When an amplifier is operated from a single supply, the voltage offset can still be either positive or negative. With a positive offset, the output voltage changes on the first code change. With a negative offset, the output voltage may not change with the first code depending on the magnitude of the offset voltage.

The output amplifier, with a negative voltage offset, attempts to drive the output to a negative voltage. However, because the most negative supply rail is ground, the output cannot drive to a negative voltage. So when the output offset voltage is negative, the output voltage remains at zero volts until the input code value produces a sufficient output voltage to overcome the inherent negative offset voltage, resulting in the transfer function shown in figure 4.



Figure 4 - Effect of Negative Offset (Single Supply)

This negative offset, not the linearity error, produces this breakpoint. The transfer function would have followed the dotted line if the output buffer could drive to a negative voltage.

For a DAC, linearity is measured between zero input code (all inputs 0) after offset and full-scale are adjusted out or accounted for in some way. However, single supply operation does not allow for adjustment when the output is negative due to the breakpoint in the transfer function. So the linearity is measured between the full-scale and the lowest code which produces a positive output voltage. For the WM5615, the zero scale (offset) is plus or minus 3LSB maximum. The code is calculated from the maximum specification for the negative offset.

### **Detailed Description (Continued)**

**Power-Supply Bypassing and Ground Management** Best system performance is obtained with printed-circuit

boards that use separate analog and digital ground planes. Wire-wrap boards are not recommended. The two ground planes should be connected together at the lowimpedance power-supply source. The best ground connection may be achieved by connecting the DAC AGND terminal to the system analogue ground plane.

VDD should be bypassed with a  $0.1\mu$ F ceramic capacitor connected between VDD and AGND. It should be mounted with short leads close to the device. Ferrite beads may be used to further isolate the system analogue and digital power supplies.

Figure 5 illustrates the grounding and bypassing scheme described.



Figure 5 - Power-Supply Bypassing

#### Saving Power

When the DAC is not being used by the system, minimize power consumption by setting the appropriate code to minimize load. For example, with a resistive load to ground, set the DAC code to 0 (see Table 1). In addition, the REFIN buffer has to drive current into the DAC resistor string and so setting REFIN to 0 further reduces power consumption.

#### Analogue Feedthrough

Because of internal stray capacitance, higher frequency analog input signals may couple to the output. this is tested by holding CS high, setting the DAC code to all 0s and sweeping REFIN.

#### Digital Feedthrough

High-speed serial data at any of the digital input or output pins may couple through the DAC package internal stray capacitance to appear at the DAC output as noise, even though  $\overline{CS}$  is held high. This digital feedthrough is tested by holding  $\overline{CS}$  high while transmitting 1010... from DIN to DOUT.

### **Package Descriptions**

#### Plastic Small-Outline Package



#### Notes:

- A. Dimensions in millimeters.
- B. Complies with Jedec standard MS-012.
- C. This drawing is subject to change without notice.
- D. Body dimensions do not include mold flash or protrusion.
- E. Dimension A, mould flash or protrusion shall not exceed 0.15mm. Body width, interlead flash or protrusions shall not exceed 0.25mm.

# **Package Descriptions**

#### Dual-In-Line Package



#### Notes:

- B. Falls within JEDEC MS-001( 20 pin package is shorter than MS-001)
- C. N is the maximum number of terminals
- D. All end pins are partial width pins as shown, except the 14 pin package which is full width.

A. Dimensions are in inches