

# SerialFlash™ Memory With Block Lock<sup>™</sup> Protection

#### **FEATURES**

- 1MHz Clock Rate
- SPI Serial Interface
- 64K/32K/16K/8K Bits
  - -32 Byte Small Sector Program Mode
- Low Power CMOS
  - —<1μA Standby Current</p>
  - -<5mA Active Current
- 1.8V 3.6V or 5V "Univolt" Read and Program Power Supply Versions
- Block Lock Protection
  - -Protect 1/4, 1/2, or all of E<sup>2</sup>PROM Array
- Built-in Inadvertent Program Protection
  - -Power-Up/Power-Down protection circuitry
  - —Program Enable Latch
  - -Program Protect Pin
- Self-Timed Program Cycle
  - -5ms Program Cycle Time (Typical)
- · High Reliability
  - Endurance: 100,000 cycles per byte
  - —Data Retention: 100 Years
  - -ESD protection: 2000V on all pins
- 8-Lead PDIP Package
- 8-Lead 150 mil SOIC Packages
- 32K, 16K, 8K available in 14-Lead TSSOP, 64K available in 20-Lead TSSOP


# **DESCRIPTION**

The X25F064/032/016/008 family are 8/16/32/64K-bit CMOS SerialFlash memory, internally organized X 8. They feature a "Univolt" Program and Read voltage, Serial Peripheral Interface (SPI), and software protocol allowing operation on a simple three-wire bus. The bus signals are a clock input (SCK), plus separate data in (SI) and data out (SO) lines. Access to the device is controlled through a chip select  $(\overline{CS})$  input, allowing any number of devices to share the same bus.

The X25F064/032/016/008 also features two additional inputs that provide the end user with added flexibility. By asserting the HOLD input, the X25F064/032/016/008 will ignore transitions on its inputs, thus allowing the host to service higher priority interrupts. The PP input can be used as a hardwire input to the X25F064/032/016/008 disabling all program attempts to the status register, thus providing a mechanism for limiting end user capability of altering 0, 1/4, 1/2, or all of the memory.

The X25F064/032/016/008 utilizes Xicor's proprietary flash cell, providing a minimum endurance of 100,000 cycles and a minimum data retention of 100 years.

#### **FUNCTIONAL DIAGRAM**



SerialFlash™ and Block Lock™ Protection are trademarks of Xicor, Inc.

© Xicor, Inc. 1995, 1996 Patents Pending 6685-3.1 8/29/96 T3/C0/D0 SH

#### PIN DESCRIPTIONS

#### Serial Output (SO)

SO is a push-pull serial data output pin. During a read cycle, data is shifted out on this pin. Data is clocked out by the falling edge of the serial clock.

#### Serial Input (SI)

SI is the serial data input pin. All opcodes, byte addresses, and data to be written to the memory are input on this pin. Data is latched by the rising edge of the serial clock.

## Serial Clock (SCK)

The Serial Clock controls the serial bus timing for data input and output. Opcodes, addresses, or data present on the SI pin are latched on the rising edge of the clock input, while data on the SO pin change after the falling edge of the clock input.

### Chip Select (CS)

When  $\overline{\text{CS}}$  is HIGH, the X25F064/032/016/008 is deselected and the SO output pin is at high impedance and unless an internal program operation is underway the X25F064/032/016/008 will be in the standby power mode.  $\overline{\text{CS}}$  LOW enables the X25F064/032/016/008, placing it in the active power mode. It should be noted that after power-up, a HIGH to LOW transition on  $\overline{\text{CS}}$  is required prior to the start of any operation.

### Program Protect (PP)


When  $\overline{PP}$  is LOW and the nonvolatile bit PPEN is "1", nonvolatile programming of the X25F064/032/016/008 status register is disabled, but the part otherwise functions normally. When  $\overline{PP}$  is held HIGH, all functions, including nonvolatile programming operate normally.  $\overline{PP}$  going LOW while  $\overline{CS}$  is still LOW will interrupt programming of the X25F064/032/016/008 status register. If the internal program cycle has already been initiated,  $\overline{PP}$  going LOW will have no effect on programming.

The  $\overline{PP}$  pin function is blocked when the PPEN bit in the status register is "0". This allows the user to install the X25F064/032/016/008 into a system with  $\overline{PP}$  pin grounded and still be able to program the status register. The  $\overline{PP}$  pin functions will be enabled when the PPEN bit is set "0".

### Hold (HOLD)

HOLD is used in conjunction with the  $\overline{\text{CS}}$  pin to select the device. Once the part is selected and a serial sequence is underway,  $\overline{\text{HOLD}}$  may be used to pause the serial communication with the controller without resetting the serial sequence. To pause,  $\overline{\text{HOLD}}$  must be brought LOW while SCK is LOW. To resume communication,  $\overline{\text{HOLD}}$  is brought HIGH, again while SCK is LOW. If the pause feature is not used,  $\overline{\text{HOLD}}$  should be held HIGH at all times.

#### PIN CONFIGURATION



#### **PIN NAMES**

SYMBOL	DESCRIPTION
CS	Chip Select Input
SO	Serial Output
SI	Serial Input
SCK	Serial Clock Input
PP	Program Protect Input
V <sub>SS</sub>	Ground
Vcc	Supply Voltage
HOLD	Hold Input
NC	No Connect

6685 PGM T01.1

#### PRINCIPLES OF OPERATION

The X25F064/032/016/008 family are SerialFlash Memory designed to interface directly with the synchronous serial peripheral interface (SPI) of many popular microcontroller families.

The X25F064/032/016/008 family contains an 8-bit instruction register. It is accessed via the SI input, with data being clocked in on the rising SCK.  $\overline{CS}$  must be LOW and the  $\overline{HOLD}$  and  $\overline{PP}$  inputs must be HIGH during the entire operation. The  $\overline{PP}$  input is "Don't Care" if PPEN is set "0".

Table 1 contains a list of the instructions and their operation codes. All instructions, addresses and data are transferred MSB first.

Data input is sampled on the first rising edge of SCK after  $\overline{\text{CS}}$  goes LOW. SCK is static, allowing the user to stop the clock and then resume operations. If the clock line is shared with other peripheral devices on the SPI bus, the user can assert the  $\overline{\text{HOLD}}$  input to place the X25F064/032/016/008 into a "PAUSE" condition. After releasing  $\overline{\text{HOLD}}$ , the X25F064/032/016/008 device will resume operation from the point when  $\overline{\text{HOLD}}$  was first asserted.

## Program Enable Latch

The X25F064/032/016/008 device contains a program enable latch. This latch must be SET before a program operation will be completed internally. The PREN instruction will set the latch and the PRDI instruction will reset the latch. This latch is automatically reset on power-up and after the completion of a sector program or status register write cycle.

### **Status Register**

The RDSR instruction provides access to the status register. The status register may be read at any time, even during a program cycle. The status register is

formatted as follows:

	7	6	5	4	3	2	1	0
PF	PEN	Χ	Χ	Х	BL1	BL0	PEL	PIP

6685 PGM T02.2

PPEN, BL0, and BL1 are set by the PRSR instruction. PEL and PIP are "read-only" and automatically set by other operations.

The Programming-In-Process (PIP) bit indicates whether the X25F064/032/016/008 device is busy with a program operation. When set to a "1" programming is in progress, when set to a "0" no programming is in progress. During programming, all other bits are set to "1".

The Program Enable Latch (PEL) bit indicates the status of the program enable latch. When set to a "1" the latch is set; when set to a "0" the latch is reset.

The Block Lock (BL0 and BL1) bits are nonvolatile and allow the user to select one of four levels of protection. The X25F064/032/016/008 device array is divided into four equal segments. One, two, or all four of the segments may be locked. That is, the user may read the segments, but will be unable to alter (program) data within the selected segments. The partitioning is controlled as illustrated below.

Status Re	gister Bits	Array Addresses
BL1	BL0	Locked
0	0	None
0	1	upper fourth
1	0	upper half
1	1	All

6685 PGM T03.1

## **Program-Protect Enable**

The Program-Protect-Enable bit (PPEN) in the X25F064/032/016/008 status register acts as an enable bit for the  $\overline{PP}$  pin.

Table 1. Instruction Set

Instruction Name	Instruction Format*	Operation
		•
PREN	0000 0110	Set the Program Enable Latch (Enable Program Operations)
PRDI	0000 0100	Reset the Program Enable Latch (Disable Program Operations)
RDSR	0000 0101	Read Status Register
PRSR	0000 0001	Program Status Register
READ	0000 0011	Read from Memory Array beginning at Selected Address
PROGRAM	0000 0010	Program Memory Array beginning at Selected Address (32 Bytes)

6685 PGM T04.2

<sup>\*</sup>Instructions are shown MSB in leftmost position. Instructions are transferred MSB first.

PPEN	PP	PEL	Locked Blocks		Status Register
0	Х	0	Locked	Locked	Locked
0	Х	1	Locked	Programmable	Programmable
1	LOW	0	Locked	Locked	Locked
1	LOW	1	Locked	Programmable	Locked
X	HIGH	0	Locked	Locked	Locked
X	HIGH	1	Locked	Programmable	Programmable

6685 PGM T05.2

The Program Protect (\$\overline{PP}\$) pin and the nonvolatile Program Protect Enable (\$PPEN\$) bit in the Status Register control the programmable hardware write protect feature. Hardware program protection is enabled when \$\overline{PP}\$ pin is LOW, and the PPEN bit is "1". Hardware program protection is disabled when either the \$\overline{PP}\$ pin is HIGH or the PPEN bit is "0". When the chip is hardware program protected, nonvolatile programming of the Status Register in disabled, including the Block Lock bits and the PPEN bit itself, as well as the Block Lock sections in the memory array. Only the sections of the memory array that are not Block Locked can be programmed.

**Note:** Since the PPEN bit is program protected, it cannot be changed back to a "0", as long as the  $\overline{PP}$  pin is held LOW.

#### **Clock and Data Timing**

Data input on the SI line is latched on the rising edge of SCK. Data is output on the SO line by the falling edge of SCK.

#### **Read Sequence**

When reading from the SerialFlash memory array,  $\overline{CS}$  is first pulled LOW to select the device. The 8-bit READ instruction is transmitted to the X25F064/032/016/008 device, followed by the 16-bit address. After the read opcode and address are sent, the data stored in the memory at the selected address is shifted out on the SO line. The data stored in memory at the next address can be read sequentially by continuing to provide clock pulses. The address is automatically incremented to the next higher address after each byte of data is shifted out. When the highest address is reached the address counter rolls over to address \$0000, allowing the read cycle to be continued indefinitely. The read operation is terminated by taking CS HIGH. Refer to the Read SerialFlash Memory Array Operation Sequence illustrated in Figure 1.

To read the status register, the  $\overline{\text{CS}}$  line is first pulled LOW to select the device followed by the 8-bit instruc-

tion. After the read status register opcode is sent, the contents of the status register are shifted out on the SO line. The Read Status Register Sequence is illustrated in Figure 2.

#### **Programming Sequence**

Prior to any attempt to program the X25F064/032/016/008 device, the program enable latch must first be set by issuing the PREN instruction (See Figure 3).  $\overline{\text{CS}}$  is first taken LOW, then the PREN instruction is clocked into the X25F064/032/016/008 device. After all eight bits of the instruction are transmitted,  $\overline{\text{CS}}$  must then be taken HIGH. If the user continues the programming operation without taking  $\overline{\text{CS}}$  HIGH after issuing the PREN instruction, the programming operation will be ignored.

To program the SerialFlash memory array, the user issues the PROGRAM instruction, followed by the address of the first location in the sector and then the data to be programmed. The data is programmed in a 256-clock operation.  $\overline{CS}$  must go LOW and remain LOW for the duration of the operation. The 32 bytes must reside in the same sector and cannot cross sector boundaries. If the address counter reaches the end of the sector and the clock continues, or if fewer than 32 bytes are clocked in, the contents of the sector cannot be guaranteed.

For the program operation to be completed,  $\overline{CS}$  can only be brought HIGH after bit 0 of data byte 32 is clocked in. If it is brought HIGH at any other time the program operation will not be completed. Refer to Figure 4 below for a detailed illustration of the programming sequence and time frames in which  $\overline{CS}$  going HIGH is valid.

To program the status register, the PRSR instruction is followed by the data to be programmed. Data bits 0, 1, 4, 5 and 6 must be "0". This sequence is shown in Figure 5.

While the program cycle is in progress, following a status register or memory write sequence, the status register may be read to check the PIP bit. During this time the PIP bit will be HIGH.

### **Hold Operation**

The  $\overline{\text{HOLD}}$  input should be HIGH (at  $V_{\text{IH}}$ ) under normal operation. If a data transfer is to be interrupted  $\overline{\text{HOLD}}$  can be pulled LOW to suspend the transfer until it can be resumed. The only restriction is that the SCK input must be LOW when  $\overline{\text{HOLD}}$  is first pulled LOW and SCK must also be LOW when  $\overline{\text{HOLD}}$  is released.

The  $\overline{HOLD}$  input may be tied HIGH either directly to  $V_{CC}$  or tied to  $V_{CC}$  through a resistor.

### **Operational Notes**

The device powers-up in the following state:

- The device is in the low power standby state.
- A HIGH to LOW transition on  $\overline{\text{CS}}$  is required to enter an active state and receive an instruction.
- SO pin is high impedance.
- The program enable latch is reset.

#### **Data Protection**

The following circuitry has been included to prevent inadvertent programming:

- The program enable latch is reset upon power-up.
- A program enable instruction must be issued to set the program enable latch.
- CS must come HIGH at the proper clock count in order to start a program cycle.

Figure 1. Read SerialFlash Memory Array Operation Sequence




Figure 2. Read Status Register Operation Sequence




Figure 3. Program Enable Latch Sequence






Figure 4. Programming Sequence





Figure 5. Program Status Register Operation Sequence



#### **ABSOLUTE MAXIMUM RATINGS\***

Temperature Under Bias –65°C to +135°C
Storage Temperature65°C to +150°C
Voltage on any Pin with Respect to VSS1V to +7V
D.C. Output Current5mA
Lead Temperature
(Soldering, 10 Seconds) 300°C

#### \*COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and the functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### RECOMMENDED OPERATING CONDITIONS

Temp	Min.	Max.
Commercial	0°C	+70°C
Extended	−20°C	+85°C
Industrial	-40°C	+85°C

•	00		
	6685	PGM	T06.2

Supply Voltage	Limits
X25F064/032/016/008	1.8V to 3.6V
X25F064/032/016/008-5	4.5V to 5.5V

6685 PGM T07.3

## D.C. OPERATING CHARACTERISTICS (Over the recommended operating conditions unless otherwise specified.)

		Limits		少月	C
Symbol	Parameter	Min.	Max.	Units	Test Conditions
Icc	V <sub>CC</sub> Supply Current (Active)		5	mA	SCK = $V_{CC} \times 0.1/V_{CC} \times 0.9$ @ 1MHz, SO = Open, $\overline{CS} = V_{SS}$
I <sub>SB1</sub> <sup>(2)</sup>	V <sub>CC</sub> Supply Current (Standby)		1	μΑ	$\overline{\text{CS}} = V_{\text{CC}}, V_{\text{IN}} = V_{\text{SS}} \text{ or } V_{\text{CC}}, V_{\text{CC}} = 3.6V$
I <sub>SB2</sub>	V <sub>CC</sub> Supply Current (Standby)		10	μΑ	$\overline{\text{CS}} = V_{\text{CC}}, V_{\text{IN}} = V_{\text{SS}} \text{ or } V_{\text{CC}}, V_{\text{CC}} = 5V$
ILI	Input Leakage Current		10	μΑ	$V_{IN} = V_{SS}$ to $V_{CC}$
ILO	Output Leakage Current	-1	10	μΑ	V <sub>OUT</sub> = V <sub>SS</sub> to V <sub>CC</sub>
V <sub>IL</sub> (1)	Input LOW Voltage	V <sub>CC</sub> x 0.7	V <sub>CC</sub> x 0.3	V	
V <sub>IH</sub> <sup>(1)</sup>	Input HIGH Voltage		V <sub>CC</sub> + 0.5	V	
V <sub>OL1</sub>	Output LOW Voltage		0.4	V	$I_{OL} = 1.5 \text{mA}, V_{CC} = 2.7 \text{V}$
V <sub>OH1</sub>	Output HIGH Voltage	V <sub>CC</sub> – 0.3		V	$I_{OH} = -0.4 \text{mA}, V_{CC} = 2.7 \text{V}$
V <sub>OL2</sub>	Output LOW Voltage		0.4	V	$I_{OL} = 3mA$ , $V_{CC} = 5V$
V <sub>OH2</sub>	Output HIGH Voltage	V <sub>CC</sub> – 0.8		V	I <sub>OH</sub> = -1.6mA, V <sub>CC</sub> = 5V

6685 PGM T08.4

### **POWER-UP TIMING**

Symbol			Max.	Units
t <sub>PUR</sub> (3)	Power-up to Read Operation		1	ms
t <sub>PUW</sub> (3)	Power-up to Write Operation		5	ms

6685 PGM T09

6685 PGM T10.1

# **CAPACITANCE** $T_A = 25^{\circ}C$ , f = 1MHz, $V_{CC} = 5V$ .


Symbol	Test	Max.	Units	Conditions
C <sub>OUT</sub> <sup>(2)</sup>	Output Capacitance (SO)	8	pF	V <sub>OUT</sub> = 0V
C <sub>IN</sub> (2)	Input Capacitance (SCK, SI, CS, WP, HOLD)	6	pF	V <sub>IN</sub> = 0V

Notes: (1) V<sub>IL</sub> min. and V<sub>IH</sub> max. are for reference only and are not tested.

(2) This parameter is periodically sampled and not 100% tested.

<sup>(3)</sup> t<sub>PUR</sub> and t<sub>PUW</sub> are the delays required from the time V<sub>CC</sub> is stable until the specified operation can be initiated. These parameters are periodically sampled and not 100% tested.

# **EQUIVALENT A.C. LOAD CIRCUIT**



### **A.C. TEST CONDITIONS**

Input Pulse Levels	V <sub>CC</sub> x 0.1 to V <sub>CC</sub> x 0.9
Input Rise and Fall Times	10ns
Input and Output Timing Level	V <sub>CC</sub> x 0.5

6685 PGM T11

# A.C. CHARACTERISTICS (Over recommended operating conditions, unless otherwise specified)

# **Data Input Timing**

Symbol	Parameter	Min.	Max.	Units
fsck	Clock Frequency	0	1	MHz
tCYC	Cycle Time	1000		ns
t <sub>LEAD</sub>	CS Lead Time	500		ns
t <sub>LAG</sub>	CS Lag Time	500		ns
t₩H	Clock HIGH Time	400		ns
t <sub>WL</sub>	Clock LOW Time	400		ns
tsu	Data Setup Time	100		ns
tH	Data Hold Time	100		ns
t <sub>RI</sub> <sup>(4)</sup>	Data In Rise Time		2	μs
t <sub>FI</sub> <sup>(4)</sup>	Data In Fall Time		2	μs
tHD	HOLD Setup Time	200		ns
t <sub>CD</sub>	HOLD Hold Time	200		ns
tcs	CS Deselect Time	2		μs
t <sub>PC</sub> <sup>(5)</sup>	Program Cycle Time		10	ms

6685 PGM T12.3

# **Data Output Timing**


Symbol	Parameter	Min.	Max.	Units
fsck	Clock Frequency	0	1	MHz
t <sub>DIS</sub>	Output Disable Time		500	ns
t <sub>V</sub>	Output Valid from Clock LOW		400	ns
tHO	Output Hold Time	0		ns
t <sub>RO</sub> (4)	Output Rise Time		300	ns
t <sub>FO</sub> <sup>(4)</sup>	Output Fall Time		300	ns
t <sub>LZ</sub> (4)	HOLD HIGH to Output in Low Z	100		ns
t <sub>HZ</sub> (4)	HOLD LOW to Output in High Z	100		ns

6685 PGM T13.2


Notes: (4) This parameter is periodically sampled and not 100% tested.

(5) t<sub>WC</sub> is the time from the rising edge of  $\overline{\text{CS}}$  after a valid write sequence has been sent to the end of the self-timed internal nonvolatile program cycle.


# **Serial Output Timing**




# **Serial Input Timing**




# **Hold Timing**



### 8-LEAD PLASTIC DUAL IN-LINE PACKAGE TYPE P






#### NOTE:

- 1. ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS)
- 2. PACKAGE DIMENSIONS EXCLUDE MOLDING FLASH

3926 FHD F01


### 8-LEAD PLASTIC SMALL OUTLINE GULL WING PACKAGE TYPE S



NOTE: ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS)

3926 FHD F22.1


# 14-LEAD PLASTIC, TSSOP PACKAGE TYPE V



NOTE: ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS)

3926 FHD F32


# 20-LEAD PLASTIC, TSSOP PACKAGE TYPE V



NOTE: ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS)

3926 FHD F45

#### ORDERING INFORMATION



### LIMITED WARRANTY

Devices sold by Xicor, Inc. are covered by the warranty and patent indemnification provisions appearing in its Terms of Sale only. Xicor, Inc. makes no warranty, express, statutory, implied, or by description regarding the information set forth herein or regarding the freedom of the described devices from patent infringement. Xicor, Inc. makes no warranty of merchantability or fitness for any purpose. Xicor, Inc. reserves the right to discontinue production and change specifications and prices at any time and without notice.

Xicor, Inc. assumes no responsibility for the use of any circuitry other than circuitry embodied in a Xicor, Inc. product. No other circuits, patents, licenses are implied.

#### U.S. PATENTS

Xicor products are covered by one or more of the following U.S. Patents: 4,263,664; 4,274,012; 4,300,212; 4,314,265; 4,326,134; 4,393,481; 4,404,475; 4,450,402; 4,486,769; 4,488,060; 4,520,461; 4,533,846; 4,599,706; 4,617,652; 4,668,932; 4,752,912; 4,829, 482; 4,874, 967; 4,883, 976. Foreign patents and additional patents pending.

#### LIFE RELATED POLICY

In situations where semiconductor component failure may endanger life, system designers using this product should design the system with appropriate error detection and correction, redundancy and backup features to prevent such an occurrence.

Xicor's products are not authorized for use in critical components in life support devices or systems.

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.