

X20C05 4K 512 x 8

High Speed AUTOSTORE™ NOVRAM

FEATURES

- Fast Access Time: 35ns, 45ns, 55ns
- High Reliability
 - Endurance: 1,000,000 Nonvolatile Store **Operations**
- Retention: 100 Years Minimum
- Power-on Recall
 - —E²PROM Data Automatically Recalled Into **SRAM Upon Power-up**
- AUTOSTORE™ NOVRAM
 - —User Enabled Option
 - —Automatically Stores SRAM Data Into the E²PROM Array When V_{CC} Low Threshold is
 - -Open Drain AUTOSTORE Status Output Pin
- Software Data Protection
 - -Locks Out Inadvertent Store Operations
- Low Power CMOS
 - —Standby: 250μA
- Infinite E²PROM Array Recall, and RAM Read and Write Cycles
- Upward compatible with X20C16 (16K)


DESCRIPTION


The Xicor X20C05 is a 512 x 8 NOVRAM featuring a high-speed static RAM overlaid bit-for-bit with a nonvolatile electrically erasable PROM (E²PROM). The X20C05 is fabricated with advanced CMOS floating gate technology to achieve high speed with low power and wide power-supply margin. The X20C05 features the JEDEC approved pinout for byte-wide memories, compatible with industry standard RAMs, ROMs, EPROMs, and E²PROMs.

The NOVRAM design allows data to be easily transferred from RAM to E²PROM (store) and E²PROM to RAM (recall). The store operation is completed in 5ms or less and the recall operation is completed in 5µs or less.

Xicor NOVRAMS are designed for unlimited write operations to RAM, either from the host or recalls from \mathbb{E}^2 PROM, and a minimum 1,000,000 store operations to the E²PROM. Data retention is specified to be greater than 100 years.

PIN CONFIGURATION





LCC

PLCC

3827 FHD F03

AUTOSTORE™ NOVRAM is a trademark of Xicor. Inc.

PIN DESCRIPTIONS

Addresses (A₀-A₈)

The Address inputs select an 8-bit memory location during a read or write operation.

Chip Enable (CE)

The Chip Enable input must be LOW to enable all read/write operations. When $\overline{\text{CE}}$ is HIGH, power consumption is reduced.

Output Enable (OE)

The Output Enable input controls the data output buffers and is used to initiate read and recall operations. Output Enable LOW disables a store operation regardless of the state of \overline{CE} , \overline{WE} , or \overline{NE} .

Data In/Data Out (I/O₀-I/O₇)

Data is written to or read from the X20C05 through the I/O pins. The I/O pins are placed in the high impedance state when either $\overline{\text{CE}}$ or $\overline{\text{OE}}$ is HIGH or when $\overline{\text{NE}}$ is LOW.

Write Enable (WE)

The Write Enable input controls the writing of data to the RAM.

Nonvolatile Enable (NE)

The Nonvolatile Enable input controls the recall function to the E^2PROM array.


AUTOSTORE Output (AS)

 $\overline{\text{AS}}$ is an open drain output which, when asserted indicates V_{CC} has fallen below the AUTOSTORE threshold (V_{ASTH}). $\overline{\text{AS}}$ may be wire-ORed with multiple open drain outputs and used as an interrupt input to a microcontroller.

PIN NAMES

Symbol	Description
A0-A8	Address Inputs
I/O ₀ –I/O ₇	Data Input/Output
WE	Write Enable
CE	Chip Enable
ŌE	Output Enable
NE	Nonvolatile Enable
ĀS	AUTOSTORE Output
Vcc	+5V
Vss	Ground
NC	No Connect

3827 PGM T01



DEVICE OPERATION

The $\overline{\text{CE}}$, $\overline{\text{OE}}$, $\overline{\text{WE}}$ and $\overline{\text{NE}}$ inputs control the X20C05 operation. The X20C05 byte-wide NOVRAM uses a 2-line control architecture to eliminate bus contention in a system environment. The I/O bus will be in a high impedance state when either $\overline{\text{OE}}$ or $\overline{\text{CE}}$ is HIGH, or when $\overline{\text{NE}}$ is LOW.

RAM Operations

RAM read and write operations are performed as they would be with any static RAM. A read operation requires \overline{CE} and \overline{OE} to be LOW with \overline{WE} and \overline{NE} HIGH. A write operation requires \overline{CE} and \overline{WE} to be LOW with \overline{NE} HIGH. There is no limit to the number of read or write operations performed to the RAM portion of the X20C05.

MEMORY TRANSFER OPERATIONS

There are two memory transfer operations: a recall operation whereby the data stored in the E²PROM array is transferred to the RAM array; and a store operation which causes the entire contents of the RAM array to be stored in the E²PROM array.

Recall operations are performed automatically upon power-up and under host system control when $\overline{\text{NE}}$, $\overline{\text{OE}}$ and $\overline{\text{CE}}$ are LOW and $\overline{\text{WE}}$ is HIGH. The recall operation takes a maximum of $5\mu s$.

There are two methods of initiating a store operation. The first is the software store command. This command takes the place of the hardware store employed on the X20C04. This command is issued by entering into the special command mode: $\overline{\text{NE}}$, $\overline{\text{CE}}$, and $\overline{\text{WE}}$ strobe LOW while at the same time a specific address and data combination is sent to the device. This is a three step

operation: the first address/data combination is 155[H]/AA[H]; the second combination is 0AA[H]/55[H]; and the final command combination is 155[H]/33[H]. This sequence of pseudo write operations will immediately initiate a store operation. Refer to the software command timing diagrams for details on set and hold times for the various signals.

The second method of storing data is through the AUTOSTORE command. When enabled, data is automatically stored from the RAM into the E²PROM array whenever V_{CC} falls below the preset AUTOSTORE threshold. This feature is enabled by performing the first two steps for the software store with the command combination being 155[H]/CC[H].

The AUTOSTORE feature is disabled by issuing the three step command sequence with the command combination being 155[H]/CD[H]. The AUTOSTORE feature will also be reset if V_{CC} falls below the power-up reset threshold (approximately 3.5V) and is then raised back into the operating range.

DATA PROTECTION

The X20C05 supports two methods of protecting the nonvolatile data.

- —If after power-up the AUTOSTORE feature is not enabled, no AUTOSTORE can occur.
- —If after power-up no RAM write operations have occurred no store operation can be initiated. The software store and AUTOSTORE commands will be ignored.

SYMBOL TABLE

INPUTS	OUTPUTS
Must be steady	Will be steady
May change from LOW to HIGH	Will change from LOW to HIGH
May change from HIGH to LOW	Will change from HIGH to LOW
Don't Care: Changes Allowed	Changing: State Not Known
N/A	Center Line is High Impedance
	Must be steady May change from LOW to HIGH May change from HIGH to LOW Don't Care: Changes Allowed

ABSOLUTE MAXIMUM RATINGS*

Temperature under Bias	65°C to +135°C
Storage Temperature	65°C to +150°C
Voltage on any Pin with	
Respect to VSS	1V to +7V
D.C. Output Current	10mA
Lead Temperature (Soldering, 10	seconds) 300°C

RECOMMENDED OPERATING CONDITIONS

Temperature	Min.	Max.
Commercial	0°C	+70°C
Industrial	−40°C	+85°C
Military	−55°C	+125°C

3827 PGM T02.1

*COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and the functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Supply Voltage	Limits
X20C05	5V ±10%

3827 PGM T03.1

D.C. OPERATING CHARACTERISTICS (Over recommended operating conditions unless otherwise specified.)

		Limits			CTost Conditions
Symbol	Parameter	Min.	Max.	Units	Test Conditions
I _{CC1}	V _{CC} Current (Active)		100	mA	$\overline{NE} = \overline{WE} = V_{IH}, \overline{CE} = \overline{OE} = V_{IL}$ Address Inputs = 0.4V/2.4V Levels @ $f = 20MHz$. All I/Os = Open
I _{CC2}	V _{CC} Current During Store		5	mA	All Inputs = V _{IH}
I _{CC3}	V _{CC} Current During AUTOSTORE		2.5	mA	All I/Os = Open
I _{SB1}	V _{CC} Standby Current (TTL Input)		10	mA	CE = V _{IH} All Other Inputs = V _{IH} , All I/Os = Open
I _{SB2}	V _{CC} Standby Current (CMOS Input)		250	μА	All Inputs = V _{CC} - 0.3V All I/Os = Open
ILI	Input Leakage Current		10	μΑ	$V_{IN} = V_{SS}$ to V_{CC}
I _{LO}	Output Leakage Current		10	μΑ	$V_{OUT} = V_{SS}$ to V_{CC} , $\overline{CE} = V_{IH}$
V _{IL} (1)	Input LOW Voltage	-1	0.8	V	
V _{IH} (1)	Input HIGH Voltage	2	$V_{CC} + 0.5$	V	
V _{OL}	Output LOW Voltage		0.4	V	I _{OL} = 4mA
V _{OLAS}	AUTOSTORE Output		0.4	V	I _{OLAS} = 1mA
V _{OH}	Output HIGH Voltage	2.4		V	$I_{OH} = -4mA$

POWER-UP TIMING
3827 PGM T04.3

Symbol	Parameter	Max.	Units
t _{PUR} (2)	Power-Up to RAM Operation	100	μs
t _{PUW} (2)	Power-Up to Nonvolatile Operation	5	ms
			3827 PGM T05

CAPACITANCE $T_A = +25^{\circ}C$, f = 1MHz, $V_{CC} = 5V$.

3827 PGM T06.2

Notes: (1) V_{IL} min. and V_{IH} max. are for reference only and are not tested.

(2) This parameter is periodically sampled and not 100% tested.

ENDURANCE AND DATA RETENTION

Parameter	Min.	Units
Endurance	100,000	Data Changes Per Bit
Store Cycles	1,000,000	Store Cycles
Data Retention	100	Years


3827 PGM T07.1

MODE SELECTION

CE	WE	NE	ŌĒ	Mode	I/O	Power
Н	X	X	X	Not Selected	Output High Z	Standby
L	Н	Н	L	Read RAM	Output Data	Active
L	L	Н	Н	Write "1" RAM	Input Data High	Active
L	L	Н	Н	Write "0" RAM	Input Data Low	Active
L	Н	L	L	Array Recall	Output High Z	Active
L	L	L	Н	Software Command	Input Data	Active
L	Н	Н	Н	Output Disabled	Output High Z	Active
L	L	L	L	Not Allowed	Output High Z	Active
L	Н	Ĺ	Н	No Operation	Output High Z	Active

3827 PGM T09

EQUIVALENT A.C. LOAD CIRCUIT



A.C. CONDITIONS OF TEST

Input Pulse Levels	0V to 3V
Input Rise and	
Fall Times	5ns
Input and Output	
Timing Levels	1.5V


3827 PGM T08.2

A.C. CHARACTERISTICS (Over the recommended operating conditions unless otherwise specified) **Read Cycle Limits**

		X20C05-35		X20C	05-45 X200		05-55	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Units
t _{RC}	Read Cycle Time	35		45		55		ns
t _{CE}	Chip Enable Access Time		35		45		55	ns
t _{AA}	Address Access Time		35		45		55	ns
t _{OE}	Output Enable Access Time		20		25		30	ns
t _{LZ} (3)	Chip Enable to Output in Low Z	0		0		0		ns
t _{OLZ} (3)	Output Enable to Output in Low Z	0		0		0		ns
t _{HZ} (3)	Chip Disable to Output in High Z		15		20		25	ns
t _{OHZ} (3)	Output Disable to Output in High Z		15		20		25	ns
toH	Output Hold From Address Change	0		0	<u></u>	0		ns

3827 PGM T10

Read Cycle




Note: (3) t_{LZ} min., t_{HZ} , t_{OLZ} min., and t_{OHZ} are periodically sampled and not 100% tested. t_{HZ} and t_{OHZ} are measured, with $C_L = 5pF$, from the point when \overline{CE} or \overline{OE} return HIGH (whichever occurs first) to the time when the outptus are no longer driven.

Write Cycle Limits

		X20C	05-25	X20C05-35		X20C	X20C05-45		X20C05-55	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
t _{WC}	Write Cycle Time	25		35		45		55		ns
t _{CW}	Chip Enable to End of Write Input	25		30		35		40		ns
t _{AS}	Address Setup Time	0		0		0		0		ns
t _{WP}	Write Pulse Width	30		30		35		40		ns
t _{WR}	Write Recovery Time	0		0		0		0		ns
t _{DW}	Data Setup to End of Write	15		15		20		25		ns
t _{DH}	Data Hold Time	0		0		3		3		ns
t _{WZ} (4)	Write Enable to Output in High Z				15		20		25	ns
t _{OW} (4)	Output Active from End of Write	5		5		5		5		ns
t _{OZ} (4)	Output Enable to Output in High Z				15		20		25	ns


3827 PGM T11

WE Controlled Write Cycle



Note: (4) t_{WZ} , t_{OW} and t_{OZ} are periodically sampled and not 100% tested.

CE Controlled Write Cycle




Array Recall Cycle Limits

		X20C05-35		X20C05-45		X20C05-55		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Units
t _{RCC}	Array Recall Cycle Time		5		5		5	μs
t _{RCP} (5)	Recall Pulse Width to Initiate Recall	30	1000	40	1000	50	1000	ns
t _{RWE}	WE Setup Time to NE	0		0		0		ns

3827 PGM T13.1

Array Recall Cycle




Note: (5) The Recall Pulse Width (t_{RCP}) is a minimum time that \overline{NE} , \overline{OE} and \overline{CE} must be LOW simultaneously to insure data integrity, \overline{NE} and \overline{CE} .

Software Command Timing Limits

		X20C	05-35	X200	C05-45	X20C0)5-55	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Units
t _{STO}	Store Cycle Time		5		5		5	ms
t _{SP} (6)	Store Pulse Width	30		40		50		ns
t _{SPH}	Store Pulse Hold Time	35		45		55		ns
t _{WC}	Write Cycle Time	35		45		55		ns
t _{AS}	Address Setup Time	0		0		0		ns
t _{AH}	Address Hold time	0		0		0		ns
t _{DS}	Data Setup Time	15		20		25		ns
t _{DH}	Data Hold Time	0		3		3		ns
t _{SOE} (7)	OE Disable to Store Function	20		20		20		ns
t _{OEST} (7)	Output Enable from End of Store	10		10	43_	10		ns
t _{NHZ} (7)	Nonvolatile Enable to Output in		15	4 18	20		25	ns
	High Z		- 1	2 32	-10			
t _{NES}	NE Setup Time	5	a 2	5	C	5		ns
t _{NEH}	NE Hold Time	5	1	5		5		ns


3827 PGM T12.1

CE Controlled Software Command Sequence



Notes: (6) The Store Pulse Width (t_{SP}) is a minimum time that \overline{NE} , \overline{WE} and \overline{CE} must be LOW simultaneously. (7) t_{SOE} , t_{OEST} and t_{NHZ} are periodically sampled and not 100% tested.

$\overline{\text{WE}}$ Controlled Software Command Sequence




AUTOSTORE Feature

The AUTOSTORE feature automatically saves the contents of the X20C05's RAM to the on-board bit-for-bit shadow E²PROM at power-down. This circuitry insures that no data is lost during accidental power-downs or general system crashes, and is ideal for microprocessor caching systems, embedded software systems, and general system back-up memory.

The AUTOSTORE instruction (EAS) to the SDP register sets the AUTOSTORE enable latch, allowing the X20C05

to automatically perform a store operation whenever V_{CC} falls below the AUTOSTORE threshold (V_{ASTH}). V_{CC} must remain above the AUTOSTORE Cycle End Voltage (V_{ASEND}) for the duration of the store cycle (t_{ASTO}). The detailed timing for this feature is illustrated in the AUTOSTORE timing diagram, below. Once the AUTOSTORE cycle is initiated, all other device functions are inhibited.

AUTOSTORE CYCLE Timing Diagrams



AUTOSTORE CYCLE LIMITS


		X20C05		
Symbol	Parameter	Min.	Max.	Units
t _{ASTO}	AUTOSTORE Cycle Time		2.5	ms
V _{ASTH}	AUTOSTORE Threshold Voltage	4.0	4.3	V
V _{ASEND}	AUTOSTORE Cycle End Voltage	3.5		V

3827 PGM T15

SDP (Software Data Protection)

POWER UP S0 NO STORE ADDR 155, RAM Write or Recall ADDR 155, DATA AA DATA AA S1 NO STORE ADDR 0AA, ADDR 155, DATA 55 DATA AA S2 NO STORE WRITE: ADDR 555, DATA=COMMAND STORE ON SS OR ENABLE / RESET AUTOSTORE 3827 FHD F12.1

Store State Diagram



SOFTWARE DATA PROTECTION COMMANDS


	Command	Data
EAS	Enable AUTOSTORE	CC[H]
RAS	Reset AUTOSTORE	CD[H]
SS	Software Store	33[H]

3827 PGM T14.1

NOTES



28-LEAD HERMETIC DUAL IN-LINE PACKAGE TYPE D





NOTE: ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS)

TYP. 0.010 (0.25)

15°


28-LEAD PLASTIC DUAL IN-LINE PACKAGE TYPE P





NOTE: ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS)


32-PAD CERAMIC LEADLESS CHIP CARRIER PACKAGE TYPE E



NOTE:

- 1. ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS)
- 2. TOLERANCE: ±1% NTL ±0.005 (0.127)


32-LEAD PLASTIC LEADED CHIP CARRIER PACKAGE TYPE J



NOTES:

- 1. ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS)
- 2. DIMENSIONS WITH NO TOLERANCE FOR REFERENCE ONLY

ORDERING INFORMATION



LIMITED WARRANTY

Devices sold by Xicor, Inc. are covered by the warranty and patent indemnification provisions appearing in its Terms of Sale only. Xicor, Inc. makes no warranty, express, statutory, implied, or by description regarding the information set forth herein or regarding the freedom of the described devices from patent infringement. Xicor, Inc. makes no warranty of merchantability or fitness tor any purpose. Xicor, Inc. reserves the right to discontinue production and change specifications and prices at any time and without notice.

Xicor, Inc. assumes no responsibility for the use of any circuitry other than circuitry embodied in a Xicor, Inc. product. No other circuits, patents, licenses are implied.

US. PATENTS

Xicor products are covered by one or more of the following U.S. Patents: 4,263,664; 4,274,012; 4,300,212; 4,314,265; 4,326,134; 4,393,481; 4,404,475; 4,450,402; 4,486,769; 4,488,060; 4,520,461; 4,533,846; 4,599,706; 4,617,652; 4,668,932; 4,752,912; 4,829,482; 4,874,967; 4,883,976. Foreign patents and additional patents pending.

LIFE RELATED POLICY

In situations where semiconductor component failure may endanger life, system designers using this product should design the system with appropriate error detection and correction, redundancy and back-up features to prevent such an occurrence.

Xicor's products are not authorized for use as critical components in life support devices or systems.

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its satety or effectiveness.