## This X25057 device has been acquired by IC MICROSYSTEMS from Xicor, Inc.



#### 4K

## X25057

## 512 x 8 Bit

## 5MHz Low Power SPI Serial E<sup>2</sup>PROM with IDLock™ Memory

#### FEATURES

•5MHz Clock Rate IDLock<sup>™</sup> Memory -IDLock First or Last Page, Any 1/4 or Lower 1/2 of E<sup>2</sup>PROM Arrav Low Power CMOS —<1∝A Standby Current</p> –<3mA Active Current during Write —</p> <400~A Active Current during Read •1.8V to 3.6V, 2.7V-5.5V or 4.5V to 5.5V Operation Built-in Inadvertent Write Protection Write Enable Latch -Write Protect Pin •SPI Modes (0,0 & 1,1) •512 x 8 Bits —16 Byte Page Mode Self-Timed Write Cycle -5ms Write Cycle Time (Typical) High Reliability -Endurance: 100,000 Cycles/Byte -Data Retention: 100 Years -ESD: 2000V on all pins •8-Lead MSOP Package •8-Lead TSSOP Package 8-Lead SOIC Package •8-Lead PDIP Package

## DESCRIPTION

The X25057 is a CMOS 4K-bit serial  $E^2$ PROM, internally organized as 512 x 8. The X25057 features a Serial Peripheral Interface (SPI) and software protocol allowing operation on a simple four-wire bus. The bus

signals are a clock input (SCK) plus separate data in (SI) and data out (SO) lines. Access to the device is controlled through a chip select (CS) input, allowing any number of devices to share the same bus.

IDLock is a programmable locking mechanism which allows the user to lock system ID and parametric data in different portions of the E<sup>2</sup>PROM memory space, ranging from as little as one page to as much as <u>1/2</u> of the total array. The X25057 also features a WP pin that can be used for hardwire protection of the part, disabling all write attempts, as well as a Write Enable Latch that must be set before a write operation can be initiated.

The X25057 utilizes Xicor's proprietary Direct Write<sup>™</sup> cell, providing a minimum endurance of 100,000 cycles per byte and a minimum data retention of 100 years.



FUNCTIONAL DIAGRAM

7033 FRM F01

#### **PIN DESCRIPTIONS**

#### Serial Output (SO)

SO is a push/pull serial data output pin. During a read cycle, data is shifted out on this pin. Data is clocked out by the falling edge of the serial clock.

#### Serial Input (SI)

SI is a serial data input pin. All opcodes, byte addresses, and data to be written to the memory are input on this pin. Data is latched by the rising edge of the serial clock.

#### Serial Clock (SCK)

The Serial Clock controls the serial bus timing for data input and output. Opcodes, addresses, or data present

on the SI pin are latched on the rising edge of the clock input, while data on the SO pin change after the falling edge of the clock input.

#### Chip Select (CS)

When CS is HIGH, the X25057 is deselected and the SO output pin is at high impedance and unless an internal

write operation is underway, the X25057 will be in the standby power mode. CS LOW enables the X25057, placing it in the active power mode. It should be noted that after power-up, a HIGH to LOW transition on CS is required prior to the start of any operation.

#### Write Protect (WP)

When WP is LOW, nonvolatile writes to the X25057 are disabled, but the part otherwise functions normally. When

WP is held HIGH, all  $\_$ functions, including nonvolatile writes operate normally. WP going LOW while CS is still

LOW will interrupt a write to the X25057. If the internal write cycle has already been initiated, WP going low will have no affect on this write.

#### **PIN NAMES**

Symbol	Description			
CS	Chip Select Input			
SO	Serial Output			
SI	Serial Input			
SCK	Serial Clock Input			
WP	Write Protect Input			
V <sub>SS</sub>	Ground			
V <sub>CC</sub>	Supply Voltage			
NC	No Connect			

7033 FRM T01

#### **PIN CONFIGURATION**



#### **PRINCIPLES OF OPERATION**

The X25057 is a 512 x 8  $E^2$ PROM designed to interface directly with the synchronous Serial Peripheral Interface (SPI) of many popular microcontroller families.

The X25057 contains an 8-bit instruction register. It is accessed via the SI input, with data being clocked in on the rising edge of SCK.  $\overline{CS}$  must be LOW and the  $\overline{WP}$  input must be HIGH during the entire operation. Table 1 contains a list of the instructions and their opcodes. All

instructions, addresses and data are transferred MSB first.

Data input is sampled on the first rising edge of SCK after CS goes LOW. SCK is static, allowing the user to stop the clock and then start it again to resume opera- tions where left off.

#### Write Enable Latch

The X25057 contains a "Write Enable" latch. This latch must be SET before a write operation is initiated.

The WREN instruction will set the latch and the WRDI instruction will reset the latch (Figure 4). This latch is Automatically reset upon a power-up condition

and after the completion of a byte or page write cycle.

#### **IDLock Memory**

Xicor's IDLock Memory provides a flexible mechanism to store and lock system ID and parametric information. There are seven distinct IDLock Memory areas within the array which vary in size from one page to as much as half

of the entire array. These areas and associated address ranges are IDLocked by writing the appropriate two byte

IDLock instruction to the device as described in Table 1 and Figure 7. Once an IDLock instruction has been com-

pleted, that IDLock setup is held in a nonvolatile Status Register (Figure 1) until the next IDLock instruction

Issued. The sections of the memory array that are IDLocked can be read but not written until IDLock is removed or changed.

#### Figure 1. Status Register/IDLock Protection Byte

7	6	5	4	3	2	1	0
0	0	0	0	0	IDL2	IDL1	IDL0
	1	Note: Bits	s [7:3] sp	becified to	o be "0's	33	

7038 FRM T02.1

#### **Clock and Data Timing**

Data input on the SI line is latched on the rising edge of SCK. Data is output on the SO line by the falling edge of SCK.

#### **Read Sequence**

When reading from the E<sup>2</sup>PROM memory array, CS is first pulled LOW to select the device. The 8-bit READ instruction is transmitted to the X25057, followed by the 16-bit address, of which the last 9 bits are used [Pis9] specified to be zeroes). After the READ opcode and address are sent, the data stored in the memory at the selected address is shifted out on the SO line. The data stored in memory at the next address can be read

sequentially by continuing to provide clock pulses. The address is automatically incremented to the next higher address after each byte of data is shifted out. When the highest address is reached (01FFh), the address counter

rolls over to address 0000h, allowing the read cycle to be continued in<u>def</u>initely. The read operation is terminated

by taking CS HIGH. Refer to the Read Operation Sequence illustrated in Figure 2.

#### **Read Status Operation**

If there is not a nonvolatile write in progress, the Read Status instruction returns the ID Lock byte from the Sta-

tus Register which contains the ID Lock bits IDL2-IDL0 (Figure 1). The ID Lock bits define the ID Lock condition

(Figure 1/Table1). The other bits are reserved and will return '0' when read. See Figure 3.

If a nonvolatile write is in progress, the Read Status Instruction returns a HIGH on SO. When the nonvolatile write cycle is completed, the status register data is read out.

Clocking SCK is valid during a nonvolatile write in progress, but is not necessary. If the SCK line is clocked,

the pointer to the status register is also clocked, even though the SO pin shows the status of the nonvolatile write operation (See Figure 3).

#### Write Sequence

Prior to any attempt to write data into the X25057, the "Write Enable" latch must first be set by is<u>suing</u> the WREN instruction (See Table 1 and Figure 4). CS is first taken LOW. Then the WREN instruction is clocked into

the X25057. After all eight bits of the instruction are transmitted. CS must then be taken HIGH. If the user

continues the write operation without taking CS HIGH after issuing the WREN instruction, the write operation will be ignored.

To write data to the  $E^2$ PROM memory array, the user then issues the WRITE instruction, followed by the 16 bit address and the data to be written. Only the last 9 bits of the address are used and bits [15:9] are specified to be

zeroes. This is minimally a thirty-two clock operation. CS must go LOW and remain LOW for the duration of the operation. The host may continue to wrote up to 16 bytes of data to the X25057. The only restriction is the 16 bytes

bytes must reside on the same page. If the address counter reaches the end of the page and the clock continues, the counter will "roll over" to the first address of the page and overwrite any data that may have been previously written.

For a byte or page write operation to be completed, CS can only be brought HIGH after bit 0 of the last data byte

to be written is clocked in. If it is brought HIGH at any other time, the write operation will not be completed.

Refer to Figures 5 and 6 for detailed illustration of the write sequences and time frames in which  $\overline{\text{CS}}$  going HIGH are valid.

#### **IDLock Operation**

Prior to any attempt to perform an IDLock Operation, the WREN instruction must first be issued. This

instruction Write Enable" latch and allows the part to respond to an IDLock sequence (Figure 7). The IDLock instruction follows and consists of one command byte followed by one IDLock byte (See Figure 1). This byte contains the IDLock bits IDL2-IDL0. The rest of the bits [7:3] are

unused and must be written as zeroes. Bringing CS

HIGH after the two byte IDLock instruction initiates a nonvolatile write to the Status Register. Writing more

than one byte to the Status Register will overwrite the previously written IDLock byte. See Table 1.

#### **Operational Notes**

The X25057 powers up in the following state:

- The device is in the low power, standby state.A HIGH to LOW transition on CS is required to enter
- an active state and receive an instruction. •SO pin is at high impedance.
- •SO pin is at nigh impedance. •The "Write Enable" latch is reset.
- The white Enable latch is re

#### **Data Protection**

The following circuitry has been included to prevent inadvertant writes:

•The "Write Enable" latch is reset upon power-up. •A WREN instruction must be issued to set the "Write

Enable" latch.

3-

•CS must come HIGH at the proper clock count in order to start a write cycle.

~

Table 1. Instruction Se	t and Block Lock Protection Byte Definition
Instruction Format*	Instruction Name and Operation

Instruction Format*	Instruction Name and Operation
0000 0110	WREN: Set the Write Enable Latch (Write Enable Operation)
0000 0100	WRDI: Reset the Write Enable Latch (Write Disable Operation)
0000 0001	IDLock Instruction—followed by:         IDLock Byte: (See Figure 1)         0000 0000>NO IDLock: 00h-00h>None of the Array         0000 0001>IDLock Q1: 00h-7Fh>Lower Quadrant (Q1)         0000 0010>IDLock Q2: 80h-FFh>Q2         0000 0011>IDLock Q3: 100h-17Fh>Q3         0000 0100>IDLock Q4: 180h-1FFh>Upper Quadrant (Q4)         0000 0101>IDLock H1: 00h-FFh>Lower Half of the Array (H1)         0000 0110>IDLock P0: 0h-Fh>Lower Page (P0)         0000 0111>IDLock Pn: 1F0h-1FFh>Upper Page (Pn)
0000 0101	READ STATUS: Reads IDLock & write in progress status on SO Pin
0000 0010	WRITE: Write operation followed by address and data
0000 0011	READ: Read operation followed by address

\*Instructions are shown with MSB in leftmost position. Instructions are transferred MSB first.

7033 FRM T03



#### Figure 2. Read Operation Sequence

SCK

SI

so

WRITE INSTRUCTION (1 BYTE)

HIGH IMPEDANCE

#### Figure 4. WREN/WRDI Sequence



BYTE ADDRESS (2 BYTE)

14

15

3X 2X

1 ( 0

DATA BYTE

 $7 \times 6 \times 5 \times 4 \times 3 \times 2 \times 1 \times 0$ 

7033 FRM F06



#### Figure 6. Page Write Operation Sequence

Figure 7. IDLock Operation Sequence



#### **ABSOLUTE MAXIMUM RATINGS\***

Temperature under Bias	–65°C to +135°C
Storage Temperature	–65°C to +150°C
Voltage on any Pin with	
Respect to V <sub>SS</sub>	–1V to +7V
D.C. Output Current	5mA
Lead Temperature	
(Soldering, 10 seconds)	300°C

#### \*COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and the functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **RECOMMENDED OPERATING CONDITIONS**

Temperature	Min.	Max.
Commercial	0°C	+70°C
Industrial	-40°C	+85°C

7033 FRM T04

# Supply Voltage Limits X25057 4.5V to 5.5V X25057-2.7 2.7V to 5.5V X25057-1.8 1.8V to 3.6V

7033 FRM T05

#### D.C. OPERATING CHARACTERISTICS (Over the recommended operating conditions, unless otherwise specified.)

		Limits 💥 🏹			-
Symbol	Parameter	Min.	Max.	Units	Test Conditions
I <sub>CC1</sub>	V <sub>CC</sub> Supply Current (Write)		3	mA	SCK = V <sub>CC</sub> x $0.1/V_{CC}$ x 0.9 @ 5MHz, SO = Open, CS = V <sub>SS</sub>
I <sub>CC2</sub>	V <sub>CC</sub> Supply Current (Read )		400	∝A	SCK = V <sub>CC</sub> x <u>0.</u> 1/V <sub>CC</sub> x 0.9 @ 5MHz, SO = Open, CS = V <sub>SS</sub>
I <sub>SB</sub>	V <sub>CC</sub> Supply Current (Standby)		1	∝A	$\overline{CS} = V_{CC}, V_{IN} = V_{SS} \text{ or } V_{CC}$
ILI	Input Leakage Current		10	∝A	$V_{IN} = V_{SS}$ to $V_{CC}$
I <sub>LO</sub>	Output Leakage Current		10	∝A	$V_{OUT} = V_{SS}$ to $V_{CC}$
V <sub>IL</sub> <sup>(1)</sup>	Input LOW Voltage	-0.5	V <sub>CC</sub> x 0.3	V	
V <sub>IH</sub> <sup>(1)</sup>	Input HIGH Voltage	V <sub>CC</sub> x 0.7	V <sub>CC</sub> + 0.5	V	
V <sub>OL1</sub>	Output LOW Voltage		0.4	V	$V_{CC} > 3.3V, I_{OL} = 2.1mA$
V <sub>OL2</sub>	Output LOW Voltage		0.4	V	2V < V <sub>CC</sub> = 3.3V, I <sub>OL</sub> = 1mA
V <sub>OL3</sub>	Output LOW Voltage		0.4	V	$V_{CC} = 2V, I_{OL} = 0.5mA$
V <sub>OH1</sub>	Output HIGH Voltage	V <sub>CC</sub> – 0.8		V	$V_{CC} > 3.3V, I_{OH} = -1.0mA$
V <sub>OH2</sub>	Output HIGH Voltage	V <sub>CC</sub> – 0.4		V	$2V < V_{CC} = 3.3V, I_{OH} = -0.4mA$
V <sub>OH3</sub>	Output HIGH Voltage	V <sub>CC</sub> – 0.2		V	V <sub>CC</sub> = 2V, I <sub>OH</sub> = -0.25mA

7033 FRM T06

7033 FRM T07

#### POWER-UP TIMING

Symbol	Parameter	Min.	Max.	Units
t <sub>PUR</sub> <sup>(2)</sup>	Power-up to Read Operation		1	ms
t <sub>PUW</sub> <sup>(2)</sup>	Power-up to Write Operation		5	ms

**Notes:** (1)V<sub>IL</sub> Min. and V<sub>IH</sub> Max. are for reference only and are not 100% tested.

(2)tPUR and tPUW are the delays required from the time V<sub>CC</sub> is stable until the specified operation can be initiated. These parameters are periodically sampled and not 100% tested.

#### $\label{eq:capacitance} \textbf{CAPACITANCE} \ T_A = +25^{\circ}C, \ f = 1 MHz, \ V_{CC} = 5.0 V.$

Symbol	Parameter	Max.	Units	Conditions
C <sub>OUT</sub> <sup>(3)</sup>	Output Capacitance (SO)	8	pF	V <sub>OUT</sub> = 0V
C <sub>IN</sub> <sup>(3)</sup>	Input Capacitance (SCK, SI, $\overline{CS}$ , $\overline{WP}$ )	6	pF	$V_{IN} = 0V$

7033 FRM T08

#### EQUIVALENT A.C. LOAD CIRCUIT

#### A.C. TEST CONDITIONS



## A.C. CHARACTERISTICS (Over the recommended operating conditions, unless otherwise specified.) Data Input Timing

Symbol	Parameter	Voltage	Min.	Max.	Units
fSCK	Clock Frequency	2.7V–5.5V 1.8V–3.6V	0	5 3.3	MHz
tCYC	Cycle Time	2.7V–5.5V 1.8V–3.6V	200 300		ns
t <sub>LEAD</sub>	CS Lead Time	2.7V–5.5V 1.8V–3.6V	100 150		ns
tLAG	CS Lag Time	2.7V–5.5V 1.8V–3.6V	100 150		ns
t <sub>WH</sub>	Clock HIGH Time	2.7V–5.5V 1.8V–3.6V	80 130		ns
t <sub>WL</sub>	Clock LOW Time	2.7V–5.5V 1.8V–3.6V	80 130		ns
t <sub>SU</sub>	Data Setup Time		20		ns
t <sub>H</sub>	Data Hold Time		20		ns
t <sub>RI</sub> <sup>(3)</sup>	Data In Rise Time			2	∝s
t <sub>FI</sub> <sup>(3)</sup>	Data In Fall Time			2	∝s
t <sub>CS</sub>	CS Deselect Time		100		ns
t <sub>WC</sub> <sup>(4)</sup>	Write Cycle Time			10	ms

Notes: (3)This parameter is periodically sampled and not 100% tested.

(4)t<sub>WC</sub> is the time from the rising edge of CS after a valid write sequence has been sent to the end of the self-timed internal nonvolatile write cycle.

## **Data Output Timing**

Symbol	Parameter	Voltage	Min.	Max.	Units
fsck	Clock Frequency	2.7V–5.5V 1.8V–3.6V	0	5 3.3	MHz
tDIS	Output Disable Time	2.7V–5.5V 1.8V–3.6V		100 150	ns
tv	Output Valid from Clock LOW	2.7V–5.5V 1.8V–3.6V		80 130	ns
tHO	Output Hold Time		0		ns
t <sub>RO</sub> <sup>(5)</sup>	Output Rise Time			50	ns
t <sub>FO</sub> <sup>(5)</sup>	Output Fall Time			50	ns

Notes: (5)This parameter is periodically sampled and not 100% tested.

7033FRM T11





#### SYMBOL TABLE

WAVEFORM	INPUTS	OUTPUTS
	Must be steady	Will be steady
	May change from LOW to HIGH	Will change from LOW to HIGH
_700_	May change from HIGH to LOW	Will change from HIGH to LOW
XXXX	Don't Care: Changes Allowed	Changing: State Not Known
₩	N/A	Center Line is High Impedance



#### Figure 9. Serial Input Timing

#### PACKAGING INFORMATION



8-LEAD MINIATURE SMALL OUTLINE GULL WING PACKAGE TYPE M

3003 FRM 01

#### PACKAGING INFORMATION



#### 8-LEAD PLASTIC, TSSOP, PACKAGE TYPE V

NOTE: ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS)

#### PACKAGING INFORMATION



#### 8-LEAD PLASTIC SMALL OUTLINE GULL WING PACKAGE TYPE S

NOTE: ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS)

3926 FRM F22.1

#### PACKAGING INFORMATION

#### 8-LEAD PLASTIC DUAL IN-LINE PACKAGE TYPE P



NOTE: 1.ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS) 2. PACKAGE DIMENSIONS EXCLUDE MOLDING FLASH

#### **ORDERING INFORMATION**



#### LIMITED WARRANTY

Devices sold by Xicor, Inc. are covered by the warranty and patent indemnification provisions appearing in its Terms of Sale only. Xicor, Inc. makes no warranty, express, statutory, implied, or by description regarding the information set forth herein or regarding the freedom of the described devices from patent infringement. Xicor, Inc. makes no warranty of merchantability or fitness for any purpose. Xicor, Inc. reserves the right to discontinue production and change specifications and prices at any time and without notice.

Xicor, Inc. assumes no responsibility for the use of any circuitry other than circuitry embodied in a Xicor, Inc. product. No other circuits, patents, licenses are implied.

#### U.S. PATENTS

Xicor products are covered by one or more of the following U.S. Patents: 4,263,664; 4,274,012; 4,300,212; 4,314,265; 4,326,134; 4,393,481; 4,404,475; 4,450,402; 4,486,769; 4,488,060; 4,520,461; 4,533,846; 4,599,706; 4,617,652; 4,668,932; 4,752,912; 4,829, 482; 4,874, 967; 4,883, 976. Foreign patents and additional patents pending.

#### LIFE RELATED POLICY

In situations where semiconductor component failure may endanger life, system designers using this product should design the system with appropriate error detection and correction, redundancy and back-up features to prevent such an occurrence. Xicor's products are not authorized for use in critical components in life support devices or systems.

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2.A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.