



Preliminary Information  
Z8® Microcontroller Family Compatible

64K

X86C64

8192 x 8 Bit

E<sup>2</sup> Micro-Peripheral

FEATURES

- **CONCURRENT READ WRITE™**
  - Dual Plane Architecture
  - Isolates Read/Write Functions Between Planes
  - Allows Continuous Execution of Code From One Plane While Writing in the Other Plane
- **Multiplexed Address/Data Bus**
  - Direct Interface to Popular 8-bit Microcontrollers, e.g. Zilog Z8 Family
- **High Performance CMOS**
  - Fast Access Time, 120 ns
  - Low Power
  - 60 mA Maximum Active
  - 200 µA Maximum Standby
- **Software Data Protection**
- **Block Protect Register**
  - Individually Set Write Lock Out in 1K Blocks
- **Toggle Bit**
  - Early End of Write Detection
- **Page Mode Write**
  - Allows up to 32 Bytes to be Written in One Write Cycle
- **High Reliability**
  - Endurance: 10,000 Write Cycle
  - Data Retention: 100 Years


DESCRIPTION

The X86C64 is an 8K x 8 E<sup>2</sup>PROM fabricated with advanced CMOS Textured Poly Floating Gate Technology. The X86C64 features a Multiplexed Address and Data bus allowing direct interface to a variety of popular single-chip microcontrollers operating in expanded multiplexed mode without the need for additional interface circuitry.

The X86C64 is internally configured as two independent 4K x 8 memory arrays. This feature provides the ability to perform nonvolatile memory updates in one array and continue operation out of code stored in the other array; effectively eliminating the need for an auxiliary memory device for code storage.

To write to the X86C64, a three byte command sequence must precede the byte(s) being written. The X86C64 also provides a second generation software data protection scheme called Block Protect. Block Protect can provide write lockout of the entire device or selected 1K blocks. There are eight, 1K x 8 blocks that can be write protected individually in any combination required by the user. Block Protect, in addition to Write Control input, allows the different segments of the memory to have varying degrees of alterability in normal system operation.

FUNCTIONAL DIAGRAM



Z8® is a registered trademark of Zilog Corporation  
CONCURRENT READ WRITE™ is a trademark of Xicor, Inc.

# X86C64

## PIN DESCRIPTIONS

### Address/Data (A/D<sub>0</sub>–A/D<sub>7</sub>)

Multiplexed low-order addresses and data. The addresses flow into the device while  $\overline{AS}$  is LOW. After  $\overline{AS}$  transitions from a LOW to HIGH the addresses are latched. Once the addresses are latched these pins input data or output data depending on  $\overline{DS}$ ,  $R/\overline{W}$ , and CE.

### Addresses (A<sub>8</sub>–A<sub>12</sub>)

High order addresses flow into the device when  $\overline{AS} = V_{IL}$  and are latched when AS goes HIGH.

### Chip Enable (CE)

The Chip Enable input must be HIGH to enable all read/write operations. When CE is LOW and  $\overline{AS}$  is HIGH, the X86C64 is placed in the low power standby mode.

### Data Strobe ( $\overline{DS}$ )

When used with a Z8 the  $\overline{DS}$  input is tied directly to the  $\overline{DS}$  output of the microcontroller.

### Read/Write (R/ $\overline{W}$ )

When used with a Z8 the  $R/\overline{W}$  input is tied directly to the  $R/\overline{W}$  output of the microcontroller.

### Address Strobe ( $\overline{AS}$ )

Addresses flow through the latches to address decoders when  $\overline{AS}$  is LOW and are latched when  $\overline{AS}$  transitions from a LOW to HIGH.

### Device Select ( $\overline{SEL}$ )


Must be connected to  $V_{SS}$ .

### Write Control ( $\overline{WC}$ )

The Write Control allows external circuitry to abort a page load cycle once it has been initiated. This input is useful in applications in which a power failure or processor RESET could interrupt a page load cycle. In this case, the microcontroller might drive all signals HIGH, causing bad data to be latched into the E<sup>2</sup>PROM. If the Write Control input is driven HIGH (before  $t_{TBL C \text{ Max}}$ ) after Read/Write (R/ $\overline{W}$ ) goes HIGH, the write cycle will be aborted.

When  $\overline{WC}$  is LOW (tied to  $V_{SS}$ ) the X86C64 will be enabled to perform write operations. When  $\overline{WC}$  is HIGH normal read operations may be performed, but all attempts to write to the device will be disabled.

## PIN CONFIGURATION



## PIN NAMES

Symbol	Description
$\overline{AS}$	Address Strobe
A/D <sub>0</sub> –A/D <sub>7</sub>	Address Inputs/Data I/O
A <sub>8</sub> –A <sub>12</sub>	Address Inputs
$\overline{DS}$	Data Strobe Input
R/ $\overline{W}$	Read/Write Input
CE	Chip Enable
$\overline{WC}$	Write Control
$\overline{SEL}$	Device Select—Connect to $V_{SS}$
$V_{SS}$	Ground
$V_{CC}$	Supply Voltage

3819 PGM T01

# X86C64

## PRINCIPLES OF OPERATION

The X86C64 is a highly integrated peripheral device for a wide variety of single-chip microcontrollers. The X86C64 provides 8K bytes of 5-volt E<sup>2</sup>PROM which can be used either for Program Storage, Data Storage or a combination of both in systems based upon Von Neumann (86XX) architectures. The X86C64 incorporates the interface circuitry normally needed to decode the control signals and demultiplex the Address/Data bus to provide a “Seamless” interface.

The interface inputs on the X86C64 are configured such that it is possible to directly connect them to the proper interface signals of the appropriate single-chip microcontroller.

The X86C64 is internally organized as two independent planes of 4K bytes of memory with the A<sub>12</sub> input selecting which of the two planes of memory are to be accessed. While the processor is executing code out of one plane, write operations can take place in the other plane, allowing the processor to continue execution of code out of the X86C64 during a byte or page write to the device.

The X86C64 also features an advanced implementation of the Software Data Protection scheme, called Block Protect, which allows the device to be broken into 8 independent sections of 1K bytes. Each of these sections can be independently enabled for write operations; thereby allowing certain sections of the device to be secured so that updates can only occur in a controlled environment (e.g. in an automotive application, only at an authorized service center). The desired set-up configuration is stored in a nonvolatile register, ensuring the configuration data will be maintained after the device is powered down.

The X86C64 also features a Write Control input ( $\overline{WC}$ ), which serves as an external control over the completion of a previously initiated page load cycle.

The X86C64 also features the industry standard 5-volt E<sup>2</sup>PROM characteristics such as a byte or page mode write and toggle-bit polling.


## DEVICE OPERATION

Zilog Z8 operation requires the microcontroller's  $\overline{AS}$ ,  $\overline{DS}$  and R/W outputs tied to the X86C64  $\overline{AS}$ ,  $\overline{DS}$  and R/W inputs respectively.

The rising edge of  $\overline{AS}$  will latch the addresses for both a read and write operation. The state of R/W output determines the operation to be performed, with the  $\overline{DS}$  signal acting as a data strobe.

If R/W is HIGH and CE HIGH (read operation) data will be output on A/D<sub>0</sub>–A/D<sub>7</sub> after  $\overline{DS}$  transitions LOW. If R/W is LOW and CE is HIGH (write operation) data presented at A/D<sub>0</sub>–A/D<sub>7</sub> will be strobed into the X86C64 on the LOW to HIGH transition of  $\overline{DS}$ .

## Typical Application



# X86C64

## MODE SELECTION

CE	$\overline{DS}$	$R/\overline{W}$	Mode	I/O	Power
V <sub>SS</sub>	X	X	Standby	High Z	Standby (CMOS)
V <sub>IL</sub>	X	X	Standby	High Z	Standby (TTL)
V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	Read	D <sub>OUT</sub>	Active
V <sub>IH</sub>	$\nearrow$	V <sub>IL</sub>	Write	D <sub>IN</sub>	Active


3819 PGM T08

## PAGE WRITE OPERATION

Regardless of the microcontroller employed, the X86C64 supports page mode write operations. This allows the microcontroller to write from one to thirty-two bytes of data to the X86C64. Each individual write within a page write operation must conform to the byte write timing

requirements. The falling edge of  $\overline{DS}$  starts a timer delaying the internal programming cycle 100  $\mu$ s. Therefore, each successive write operation must begin within 100  $\mu$ s of the last byte written. The following waveforms illustrate the sequence and timing requirements.

### Page Write Timing Sequence for $\overline{DS}$ Controlled Operation



- Notes:**
- (1) For each successive write within a page write cycle A<sub>5</sub>-A<sub>12</sub> must be the same.
  - (2) Although it is not illustrated, the microcontroller may interleave read operations between the individual byte writes within the page write operation. Two responses are possible.
    - a. Reading from the same plane being written (A<sub>12</sub> of Read = A<sub>12</sub> of Write) is effectively a Toggle Bit Polling operation.
    - b. Reading from the opposite plane being written (A<sub>12</sub> of Read  $\neq$  A<sub>12</sub> of Write) true data will be returned, facilitating the use of a single memory component as both program and data store.


# X86C64

## Toggle Bit Polling

Because the X86C64 typical write timing is less than the specified 5 ms, Toggle Bit Polling has been provided to determine the early end of write. During the internal programming cycle  $I/O_6$  will toggle from one to zero and zero to one on subsequent attempts to read the device.

When the internal cycle is complete the toggling will cease and the device will be accessible for additional read or write operations. Due to the dual plane architecture, reads for polling must occur in the plane that was written; that is, the state of  $A_{12}$  during write must match the state of  $A_{12}$  during polling.

## Toggle Bit Polling $\overline{DS}$ Control




# X86C64

## DATA PROTECTION

The X86C64 provides two levels of data protection through software control. There is a global software data protection feature similar to the industry standard for E<sup>2</sup>PROMs and a new Block Protect write lock out protection providing a second level data security option.

### Writing with SDP



### Software Data Protection

Software data protection (SDP) is employed to protect the entire array against inadvertent writes. To write to the X86C64, a three byte command sequence must precede the byte(s) being written.


All write operations, both the command sequence and any data write operations must conform to the page write timing requirements.

### Block Protect Write Lockout


The X86C64 provides a second level of data security referred to as Block Protect write lockout. This is accessed through an extension of the SDP command sequence. Block Protect allows the user to lock out writes to 1K x 8 blocks of memory. Unlike SDP which prevents inadvertent writes, but still allows easy system access to writing the memory, Block Protect will lock out all attempts unless it is specifically disabled by the host. This could be used to set a higher level of protection in a system where a portion of the memory is used for Program Store and another portion is used as Data Store.

Setting write lockout is accomplished by writing a five byte command sequence opening access to the Block Protect Register (BPR). After the fifth byte is written the user writes to the BPR selecting which blocks to protect or unprotect. All write operations, both the command sequence and writing the data to the BPR, must conform to the page write timing requirements.

### Block Protect Register Format



### Setting BPR Command Sequence



# X86C64

## ABSOLUTE MAXIMUM RATINGS\*

Temperature Under Bias	
X86C64 .....	-10°C to +85°C
X86C64I .....	-65°C to +135°C
Storage Temperature .....	-65°C to +150°C
Voltage on any Pin with	
Respect to V <sub>SS</sub> .....	-1.0V to +7V
D.C. Output Current .....	5 mA
Lead Temperature	
(Soldering, 10 Seconds) .....	300°C

## \*COMMENT

Stresses above those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and the functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## RECOMMENDED OPERATING CONDITIONS

Temperature	Min.	Max.
Commercial	0°C	70°C
Industrial	-40°C	+85°C
Military	-55°C	+125°C

3819 PGM T02

Supply Voltage	Limits
X86C64	5V ± 10%

3819 PGM T03

## D.C. OPERATING CHARACTERISTICS (Over recommended operating conditions unless otherwise specified.)

Symbol	Parameter	Limits		Units	Test Conditions
		Min.	Max.		
I <sub>CC</sub>	V <sub>CC</sub> Current (Active)		60	mA	CE = V <sub>IL</sub> , All I/O's = Open, Other Inputs = V <sub>CC</sub> , $\overline{AS}$ = V <sub>IL</sub>
I <sub>SB1</sub> (CMOS)	V <sub>CC</sub> Current (Standby)		500	μA	CE = V <sub>SS</sub> , All I/O's = Open, Other Inputs = V <sub>CC</sub> - 0.3V
I <sub>SB2</sub> (TTL)	V <sub>CC</sub> Current (Standby)		6	mA	CE = V <sub>IH</sub> , All I/O's = Open, Other Inputs = V <sub>IH</sub>
I <sub>LI</sub>	Input Leakage Current		10	μA	V <sub>IN</sub> = GND to V <sub>CC</sub>
I <sub>LO</sub>	Output Leakage Current		10	μA	V <sub>OUT</sub> = GND to V <sub>CC</sub> , $\overline{DS}$ = V <sub>IH</sub>
V <sub>IL</sub> (1)	Input Low Voltage	-1.0	0.8	V	
V <sub>IH</sub> (1)	Input High Voltage	2.0	V <sub>CC</sub> + 0.5	V	
V <sub>OL</sub>	Output Low Voltage		0.4	V	I <sub>OL</sub> = 2.1 mA
V <sub>OH</sub>	Output High Voltage	2.4		V	I <sub>OH</sub> = -400 μA

3819 PGM T04

## CAPACITANCE T<sub>A</sub> = 25°C, F = 1.0MHZ, V<sub>CC</sub> = 5V

Symbol	Test	Max.	Units	Conditions
C <sub>I/O</sub> (2)	Input/Output Capacitance	10	pF	V <sub>I/O</sub> = 0V
C <sub>IN</sub> (2)	Input Capacitance	6	pF	V <sub>IN</sub> = 0V

3819 PGM T05

## POWER-UP TIMING

Symbol	Parameter	Max.	Units
t <sub>PUR</sub> (2)	Power-Up to Read	1	ms
t <sub>PUW</sub> (2)	Power-Up to Write	5	ms

3819 PGM T06

Notes: (1) V<sub>IL</sub> MIN and V<sub>IH</sub> MAX are for reference only and are not tested.  
 (2) This parameter is periodically sampled and not 100% tested.


# X86C64

## A.C. CONDITIONS OF TEST

Input Pulse Levels	0V to 3.0V
Input Rise and Fall Times	10ns
Input and Output Timing Levels	1.5V

3819 PGM T07

## EQUIVALENT A.C. TEST CIRCUIT



3819 FHD F04


## A.C. CHARACTERISTICS (Over the recommended operating conditions unless otherwise specified.)

### $\overline{DS}$ Controlled Read Cycle

Symbol	Parameter	Min.	Max.	Units
PW <sub>ASL</sub>	Address Strobe Pulse Width	80		ns
t <sub>AS</sub>	Address Setup Time	20		ns
t <sub>AH</sub>	Address Hold Time	30		ns
t <sub>ACC</sub>	Data Access Time		120	ns
t <sub>DHR</sub>	Data Hold Time	0		ns
t <sub>CS</sub>	CE Setup Time	7		ns
PW <sub>DSH</sub>	$\overline{DS}$ Pulse Width	150		ns
t <sub>DSS</sub>	$\overline{DS}$ Setup Time	30		ns
t <sub>DSH</sub>	$\overline{DS}$ Hold Time	20		ns
t <sub>RWS</sub>	R/W Setup Time	20		ns
t <sub>HZ</sub> (3)	$\overline{DS}$ High to High Z Output		50	ns
t <sub>LZ</sub> (3)	$\overline{DS}$ Low to Low Z Output	0		ns

3819 PGM T09

### $\overline{DS}$ Controlled Read Cycle



3819 FHD F05

**Note:** (3) This parameter is periodically sampled and not 100% tested.




# X86C64

## $\overline{DS}$ Controlled Write Cycle

Symbol	Parameter	Min.	Max.	Units
PW <sub>ASH</sub>	Address Strobe Pulse Width	80		ns
t <sub>AS</sub>	Address Setup Time	20		ns
t <sub>AH</sub>	Address Hold Time	30		ns
t <sub>DSW</sub>	Data Setup Time	50		ns
t <sub>DHW</sub>	Data Hold Time	30		ns
t <sub>CS</sub>	CE Setup Time	7		ns
PW <sub>DSH</sub>	$\overline{DS}$ Pulse Width	120		ns
t <sub>WC</sub>	Write Cycle Time		5	ms
t <sub>DSS</sub>	Enable Setup Time	30		ns
t <sub>RWS</sub>	R/ $\overline{W}$ Setup Time	20		ns
t <sub>DSH</sub>	$\overline{DS}$ Hold Time	20		ns
t <sub>BLC</sub>	Byte Load Time (Page Write)	0.5	100	$\mu$ s

3819 PGM T10

## $\overline{DS}$ Controlled Write Cycle




3819 FHD F06

**Note:** (4)  $t_{WC}$  is the minimum cycle time to be allowed from the system perspective unless polling techniques are used. It is the maximum time the device requires to automatically complete the internal write operation.

# X86C64

## PACKAGING INFORMATION

### 24-LEAD PLASTIC DUAL IN-LINE PACKAGE TYPE P



**NOTE:**


1. ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS)
2. PACKAGE DIMENSIONS EXCLUDE MOLDING FLASH

3926 FHD F03

# X86C64

## PACKAGING INFORMATION

### 24-LEAD PLASTIC SMALL OUTLINE GULL WING PACKAGE TYPE S




NOTE: ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS)

3926 FHD F24

# X86C64

---

## ORDERING INFORMATION



---

### LIMITED WARRANTY

Devices sold by Xicor, Inc. are covered by the warranty and patent indemnification provisions appearing in its Terms of Sale only. Xicor, Inc. makes no warranty, express, statutory, implied, or by description regarding the information set forth herein or regarding the freedom of the described devices from patent infringement. Xicor, Inc. makes no warranty of merchantability or fitness for any purpose. Xicor, Inc. reserves the right to discontinue production and change specifications and prices at any time and without notice.

Xicor, Inc. assumes no responsibility for the use of any circuitry other than circuitry embodied in a Xicor, Inc. product. No other circuits, patents, licenses are implied.

### U.S. PATENTS

Xicor products are covered by one or more of the following U.S. Patents: 4,263,664; 4,274,012; 4,300,212; 4,314,265; 4,326,134; 4,393,481; 4,404,475; 4,450,402; 4,486,769; 4,488,060; 4,520,461; 4,533,846; 4,599,706; 4,617,652; 4,668,932; 4,752,912; 4,829,482; 4,874,967; 4,883,976. Foreign patents and additional patents pending.

### LIFE RELATED POLICY

In situations where semiconductor component failure may endanger life, system designers using this product should design the system with appropriate error detection and correction, redundancy and back-up features to prevent such an occurrence.

Xicor's products are not authorized for use in critical components in life support devices or systems.

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
  2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.
-