

PRELIMINARY Data Sheet September 23, 2005 FN8190.2

# Quad, 64 Tap, Digitally Controlled Potentiometer (XDCP™)

#### **FEATURES**


- Quad-4 separate pots, 64 taps/pot
- Nonvolatile storage of wiper position
- Four Nonvolatile Data Registers for Each Pot
- 16-bytes of EEPROM memory
- SPI serial interface
- R<sub>Total</sub> = 10kΩ
- Wiper resistance =  $150\Omega$  typical
- Standby current < 1µA (total package)
- Operating current < 400µA max.
- V<sub>CC</sub> = 2.7V to 5V
- Packages-24 Ld TSSOP and SOIC
- 100 year data retention
- Pb-free plus anneal available (RoHS compliant)

#### **DESCRIPTION**

The X9401 integrates 4 digitally controlled potentiometers (XDCP) on a monolithic CMOS integrated microcircuit.

The digitally controlled potentiometer is implemented using 64 resistive elements in a series array. Between each element are tap points connected to the wiper terminal through switches. The position of the wiper on the array is controlled by the user through the SPI bus interface. Each potentiometer has associated with it a volatile Wiper Counter Register (WCR) and 4 nonvolatile Data Registers (DR0:DR3) that can be directly written to and read by the user. The contents of the WCR controls the position of the wiper on the resistor array through the switches. Power-up recalls the contents of DR0 to the WCR.

The XDCP can be used as a three-terminal potentiometer or as a two-terminal variable resistor in a wide variety of applications including control, parameter adjustments, and signal processing.



# **Ordering Information**

PART NUMBER	PART MARKING	V <sub>CC</sub> LIMITS (V)	POTENTIOMETER ORGANIZATION ( $k\Omega$ )	TEMP RANGE (°C)	PACKAGE
X9401WS24*	X9401WS	5 ±10%	10	0 to 70	24 Ld SOIC (300 mil)
X9401WS24Z* (Note)	X9401WS Z	1		0 to 70	24 Ld SOIC (300 mil) (Pb-free)
X9401WS24I*	X9401WS I			-40 to 85	24 Ld SOIC (300 mil)
X9401WS24IZ* (Note)	X9401WS Z I	-		-40 to 85	24 Ld SOIC (300 mil) (Pb-free)
X9401WV24*	X9401WV	-		0 to 70	24 Ld TSSOP (4.4mm)
X9401WV24Z* (Note)	X9401WV Z	-		0 to 70	24 Ld TSSOP (4.4mm) (Pb-free)
X9401WV24I*	X9401WV I	-		-40 to 85	24 Ld TSSOP (4.4mm)
X9401WV24IZ* (Note)	X9401WV Z I	-		-40 to 85	24 Ld TSSOP (4.4mm) (Pb-free)
X9401WS24-2.7*	X9401WS F	2.7 to 5.5		0 to 70	24 Ld SOIC (300 mil)
X9401WS24Z-2.7* (Note)	X9401WS Z F	-		0 to 70	24 Ld SOIC (300 mil) (Pb-free)
X9401WS24I-2.7*	X9401WS G	-		-40 to 85	24 Ld SOIC (300 mil)
X9401WS24IZ-2.7* (Note)	X9401WS Z G	-		-40 to 85	24 Ld SOIC (300 mil) (Pb-free)
X9401WV24-2.7*	X9401WV F	-		0 to 70	24 Ld TSSOP (4.4mm)
X9401WV24Z-2.7* (Note)	X9401WV Z F	-	3kc	0 to 70	24 Ld TSSOP (4.4mm) (Pb-free)
X9401WV24I-2.7*	X9401WV G	-	237	-40 to 85	24 Ld TSSOP (4.4mm)
X9401WV24IZ-2.7* (Note)	X9401WV Z G		132 -0	-40 to 85	24 Ld TSSOP (4.4mm) (Pb-free)
X9401YS24I-2.7	X9401YS G		2.5	-40 to 85	24 Ld SOIC (300 mil)
X9401YV24I-2.7	X9401YV G			-40 to 85	24 Ld TSSOP (4.4mm)

<sup>\*</sup>Add "T1" suffix for tape and reel.

NOTE: Intersil Pb-free plus anneal products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte tin plate termination finish, which are RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.

#### PIN DESCRIPTIONS

#### Host Interface Pins

# Serial Output (SO)

SO is a push/pull serial data output pin. During a read cycle, data is shifted out on this pin. Data is clocked out by the falling edge of the serial clock.

#### **Serial Input**

SI is the serial data input pin. All opcodes, byte addresses and data to be written to the pots and pot registers are input on this pin. Data is latched by the rising edge of the serial clock.

#### Serial Clock (SCK)

The SCK input is used to clock data into and out of the X9401.

#### Chip Select (CS)

When  $\overline{CS}$  is HIGH, the X9401 is deselected and the SO pin is at high impedance, and (unless an internal write cycle is underway) the device will be in the standby state.  $\overline{CS}$  LOW enables the X9401, placing it in the active power mode. It should be noted that after a power-up, a HIGH to LOW transition on  $\overline{CS}$  is required prior to the start of any operation.

### Hold (HOLD)

HOLD is used in conjunction with the  $\overline{\text{CS}}$  pin to select the device. Once the part is selected and a serial sequence is underway,  $\overline{\text{HOLD}}$  may be used to pause the serial communication with the controller without resetting the serial sequence. To pause,  $\overline{\text{HOLD}}$  must be brought LOW while SCK is LOW. To resume communication,  $\overline{\text{HOLD}}$  is brought HIGH, again while SCK is LOW. If the pause feature is not used,  $\overline{\text{HOLD}}$  should be held HIGH at all times.

#### Device Address (A<sub>0</sub> - A<sub>1</sub>)

The address inputs are used to set the least significant 2 bits of the 8-bit slave address. A match in the slave address serial data stream must be made with the address input in order to initiate communication with the X9401. A maximum of 4 devices may occupy the SPI serial bus.

### Potentiometer Pins

$$V_{H}$$
 ( $V_{H0}$  -  $V_{H3}$ ),  $V_{L}$  ( $V_{L0}$  -  $V_{L3}$ ),  $R_{H}$  ( $R_{H0}$  -  $R_{H3}$ ),  $R_{L}$  ( $R_{L0}$  -  $R_{L3}$ )

The  $V_H/R_H$  and  $V_L/R_L$  inputs are equivalent to the terminal connections on either end of a mechanical potentiometer.


### $V_W (V_{W0} - V_{W3}), R_W (R_{W0} - R_{W3})$


The wiper outputs are equivalent to the wiper output of a mechanical potentiometer.

#### Hardware Write Protect Input (WP)

The  $\overline{\text{WP}}$  pin when LOW prevents nonvolatile writes to the Wiper Counter Registers.

#### **PIN CONFIGURATION**





#### **PIN NAMES**

Symbol	Description
SCK	Serial Clock
SI, SO	Serial Data
A <sub>0</sub> - A <sub>1</sub>	Device Address
V <sub>H0</sub> /R <sub>H0</sub> - V <sub>H3</sub> /R <sub>H3</sub> , V <sub>L0</sub> /R <sub>L0</sub> - V <sub>L3</sub> /R <sub>L3</sub>	Potentiometers (terminal equivalent)
V <sub>W0</sub> /R <sub>W0</sub> - V <sub>W1</sub> /R <sub>W1</sub>	Potentiometers (wiper equivalent)
WP	Hardware Write Protection
V <sub>CC</sub>	System Supply Voltage
V <sub>SS</sub>	System Ground
NC	No Connection

#### **DEVICE DESCRIPTION**

The X9401 is a highly integrated microcircuit incorporating four resistor arrays and their associated registers and counters and the serial interface logic providing direct communication between the host and the XDCP potentiometers.

#### **Serial Interface**

The X9401 supports the SPI interface hardware conventions. The device is accessed via the SI input with data clocked in on the rising SCK.  $\overline{\text{CS}}$  must be LOW and the  $\overline{\text{HOLD}}$  and  $\overline{\text{WP}}$  pins must be HIGH during the entire operation.

The SO and SI pins can be connected together, since they have three state outputs. This can help to reduce system pin count.

#### **Array Description**

The X9401 is comprised of four resistor arrays. Each array contains 63 discrete resistive segments that are connected in series. The physical ends of each array are equivalent to the fixed terminals of a mechanical potentiometer ( $V_H/R_H$  and  $V_L/R_L$  inputs).

At both ends of each array and between each resistor segment is a CMOS switch connected to the wiper  $(V_W/R_W)$  output. Within each individual array only one switch may be turned on at a time.

These switches are controlled by a Wiper Counter Register (WCR). The six bits of the WCR are decoded to select, and enable, one of sixty-four switches.

#### **Wiper Counter Register (WCR)**

The X9401 contains four Wiper Counter Registers, one for each XDCP potentiometer. The WCR is equivalent to a serial-in, parallel-out register/counter with its outputs decoded to select one of sixty-four switches along its resistor array. The contents of the WCR can be altered in four ways: it may be written directly by the host via the Write Wiper Counter Register instruction (serial load); it may be written indirectly by transferring the contents of one of four associated data registers via the XFR Data Register or Global XFR Data Register instructions (parallel load); it can be modified one step at a time by the Increment/Decrement instruction. Finally, it is loaded with the contents of its data register zero (R0) upon power-up.

The Wiper Counter Register is a volatile register; that is, its contents are lost when the X9401 is powered-down. Although the register is automatically loaded with the value in  $R_0$  upon power-up, this may be different from the value present at power-down. The wiper position must be stored in  $R_0$  to insure restoring the wiper position after power-up.

#### **Data Registers**

Each potentiometer has four 6-bit nonvolatile data registers. These can be read or written directly by the host. Data can also be transferred between any of the four data registers and the associated Wiper Counter Register. All operations changing data in one of the data registers is a nonvolatile operation and will take a maximum of 10ms.


If the application does not require storage of multiple settings for the potentiometer, the data registers can be used as memory locations for system parameters or user preference data.

# **Data Register Detail**

(MSB)					(LSB)
D5	D4	D3	D2	D1	D0
NV	NV	NV	NV	NV	NV

intersil FN8190.2

# **Detailed Potentiometer Block Diagram**



### **Write in Process**

The contents of the Data Registers are saved to nonvolatile memory when the CS pin goes from LOW to HIGH after a complete write sequence is received by the device. The progress of this internal write operation can be monitored by a Write In Process bit (WIP). The WIP bit is read with a Read Status command.

#### **INSTRUCTIONS**


#### Identification (ID) Byte

The first byte sent to the X9401 from the host, following a CS going HIGH to LOW, is called the Identification byte. The most significant four bits of the slave address are a device type identifier, for the X9401 this is fixed as 0101[B] (refer to Figure 1).

The two least significant bits in the ID byte select one of four devices on the bus. The physical device address is defined by the state of the  $A_0$  -  $A_1$  input pins. The X9401 compares the serial data stream with the address input state; a successful compare of both address bits is required for the X9401 to successfully continue the command sequence. The A<sub>0</sub> - A<sub>1</sub> inputs can be actively driven by CMOS input signals or tied to VCC or VSS.

The remaining two bits in the slave byte must be set to 0.

Figure 1. Identification Byte Format




#### **Instruction Byte**

The next byte sent to the X9401 contains the instruction and register pointer information. The four most significant bits are the instruction. The next four bits point to one of the four pots and, when applicable, they point to one of four associated registers. The format is shown below in Figure 2.

FN8190.2

Figure 2. Instruction Byte Format



The four high order bits of the instruction byte specify the operation. The next two bits ( $R_1$  and  $R_0$ ) select one of the four registers that is to be acted upon when a register oriented instruction is issued. The last two bits (P1 and  $P_0$ ) selects which one of the four potentiometers is to be affected by the instruction.

Four of the ten instructions are two bytes in length and end with the transmission of the instruction byte. These instructions are:

- XFR Data Register to Wiper Counter Register—This transfers the contents of one specified Data Register to the associated Wiper Counter Register.
- XFR Wiper Counter Register to Data Register—This transfers the contents of the specified Wiper Counter Register to the specified associated Data Register.
- Global XFR Data Register to Wiper Counter Register
   This transfers the contents of all specified Data Registers to the associated Wiper Counter Registers.
- Global XFR Wiper Counter Register to Data
   Register—This transfers the contents of all Wiper
   Counter Registers to the specified associated Data
   Registers.

The basic sequence of the two byte instructions is illustrated in Figure 3. These two-byte instructions exchange data between the WCR and one of the data registers. A transfer from a data register to a WCR is essentially a write to a static RAM, with the static RAM controlling the wiper position. The response of the wiper to this action will be delayed by twRL. A transfer from the WCR (current wiper position), to a data register is a write to nonvolatile memory and takes a minimum of twR to complete. The transfer can occur between one of the four potentiometers and one of its associated registers; or it may occur globally, where the transfer occurs between all potentiometers and one associated register.

Five instructions require a three-byte sequence to complete. These instructions transfer data between the host and the X9401; either between the host and one of the data registers or directly between the host and the Wiper Counter Register. These instructions are:

- Read Wiper Counter Register— read the current wiper position of the selected pot,
- Write Wiper Counter Register—change current wiper position of the selected pot,
- Read Data Register—read the contents of the selected data register;
- Write Data Register—write a new value to the selected data register.
- Read Status—This command returns the contents of the WIP bit which indicates if the internal write cycle is in progress.

The sequence of these operations is shown in Figure 4 and Figure 5.

The final command is Increment/Decrement. It is different from the other commands, because it's length is indeterminate. Once the command is issued, the master can clock the selected wiper up and/or down in one resistor segment steps; thereby, providing a fine tuning capability to the host. For each SCK clock pulse ( $t_{HIGH}$ ) while SI is HIGH, the selected wiper will move one resistor segment towards the  $V_{H}/R_{H}$  terminal. Similarly, for each SCK clock pulse while SI is LOW, the selected wiper will move one resistor segment towards the  $V_{L}/R_{L}$  terminal. A detailed illustration of the sequence and timing for this operation are shown in Figure 6 and Figure 7.

Figure 3. Two-Byte Command Sequence




Figure 4. Three-Byte Command Sequence (Write)




Figure 5. Three-Byte Command Sequence (Read)






Figure 6. Increment/Decrement Command Sequence



FN8190.2 September 23, 2005 intersil

Figure 7. Increment/Decrement Timing Limits



**Table 1. Instruction Set** 

			Ins	struc	tion	Set			
Instruction	l <sub>3</sub>	l <sub>2</sub>	l <sub>1</sub>	I <sub>0</sub>	R <sub>1</sub>	R <sub>0</sub>	P <sub>1</sub>	P <sub>0</sub>	Operation
Read Wiper Counter Register	1	0	0	1	0	0	P <sub>1</sub>	P <sub>0</sub>	Read the contents of the Wiper Counter Register pointed to by $P_1$ - $P_0$
Write Wiper Counter Register	1	0	1	0	0	0	P <sub>1</sub>	P <sub>0</sub>	Write new value to the Wiper Counter Register pointed to by P <sub>1</sub> - P <sub>0</sub>
Read Data Register	1	0	1	1	R <sub>1</sub>	$R_0$	P <sub>1</sub>	P <sub>0</sub>	Read the contents of the Data Register pointed to by $P_1$ - $P_0$ and $R_1$ - $R_0$
Write Data Register	1	1	0	0	R <sub>1</sub>	R <sub>0</sub>	P <sub>1</sub>	P <sub>0</sub>	Write new value to the Data Register pointed to by $P_1 - P_0$ and $R_1 - R_0$
XFR Data Register to Wiper Counter Register	1	-	0	1	R <sub>1</sub>	R <sub>0</sub>	P <sub>1</sub>	P <sub>0</sub>	Transfer the contents of the Data Register pointed to by $R_1$ - $R_0$ to the Wiper Counter Register pointed to by $P_1$ - $P_0$
XFR Wiper Counter Register to Data Register	1	1	1	0	R <sub>1</sub>	R <sub>0</sub>	P <sub>1</sub>	P <sub>0</sub>	Transfer the contents of the Wiper Counter Register pointed to by $P_1$ - $P_0$ to the Register pointed to by $R_1$ - $R_0$
Global XFR Data Register to Wiper Counter Register	0	0	0	1	R <sub>1</sub>	R <sub>0</sub>	0	0	Transfer the contents of the Data Registers pointed to by $R_1$ - $R_0$ of all four pots to their respective Wiper Counter Register
Global XFR Wiper Counter Register to Data Register	1	0	0	0	R <sub>1</sub>	R <sub>0</sub>	0	0	Transfer the contents of all Wiper Counter Registers to their respective data Registers pointed to by $R_1$ - $R_0$ of all four pots
Increment/Decrement Wiper Counter Register	0	0	1	0	0	0	P <sub>1</sub>	P <sub>0</sub>	Enable Increment/decrement of the Wiper Counter Register pointed to by P <sub>1</sub> - P <sub>0</sub>
Read Status (WIP bit)	0	1	0	1	0	0	0	1	Read the status of the internal write cycle, by checking the WIP bit.

#### **Instruction Format**

Notes: (1) "A1 ~ A0": stands for the device addresses sent by the master.

- (2) WPx refers to wiper position data in the Counter Register
- (3) "I": stands for the increment operation, SI held HIGH during active SCK phase (high).
- (4) "D": stands for the decrement operation, SI held LOW during active SCK phase (high).

# Read Wiper Counter Register (WCR)

CS			e ty tifie	•			ice esse				uctic ode		a		CR esse	es	(:		-		osi 401			))	<u>CS</u>
Falling Edge	0	1	0	1	0	0	A 1	A 0	1	0	0	1	0	0	P 1	P 0	0	0	W P 5	W P 4	W P 3	W P 2	W P 1	W P 0	Rising Edge

### Write Wiper Counter Register (WCR)

<u>CS</u>			e ty tifie				ice esse				ode		a		CR esse	es		(se		ata y F	•	te on S	il)	CS
Falling Edge	0	1 0 1 0 0 A					A 0	1	0	1	0	0	0	P 1	P 0	0	0	W P 5	W P 4	W P 3	W V P F 2	V W P 1 0	Rising Edge	
Read Da	ata	Re	gis	ter	(DI	₹)												为	N.	3	U	·C	U	
	dΔ	vice type device							in	etru	ctio	n	DΒ	and	1///	CR		-		ata	By	tο		

#### Read Data Register (DR)

<del>CS</del>			e ty tifie	•			/ice				uctic ode			and ddre		CR es		sent	4		Byt 401		SC	))	<del>CS</del>
Falling Edge	0	1	0	1	0	0	A 1	A 0	1	0	1	1	R 1	R 0	P 1	P 0	0	0	W P 5	W P 4	W P 3	W P 2	W P 1	W P 0	Rising Edge

# Write Data Register (DR)

CS		vice den	,	•			vice esse				ode				d We			(se			By ost		SI)		<del>CS</del>	HIGH-VOLTAGE
Falling Edge	0	1	0	1	0	0	A 1	A 0	1	1	0	0	R 1	R 0	P 1	P 0	0	0	W P 5	W P 4	W P 3	W P 2	W P 1	W P 0	Rising Edge	WRITE CYCLE

# Transfer Data Register (DR) to Wiper Counter Register (WCR)

CS Falling	de id		e ty tifie	•			ice esse				ode			and ddre			CS Rising
Edge	0	1	0	1	0	0	A 1	A 0	1	1	0	1	R 1	R 0	P 1	P 0	Edge

intersil

# Transfer Wiper Counter Register (WCR) to Data Register (DR)

CS Falling		vice den	,	•			ice esse			stru opc					d Weesse		CS Rising	HIGH-VOLTAGE
Edge	0	1	0	1	0	0	A 1	A 0	1	1	1	0	R 1	R 0	P 1	P 0	Edge	WRITE CYCLE

# Increment/Decrement Wiper Counter Register (WCR)

	de	vic	e ty	ре		dev	/ice		in	stru	uctio	on		W	CR			incr	eme	ent/	dec	rem	nent		
CS Falling	i	den	tifie	r	a	ddre	esse	es		opc	ode	)	a	ddre	esse	es	(s	ent	by I	mas	ster	on	SD	A)	CS Rising
Edge	0	1	0	1	0	0	A 1	A 0	0	0	1	0	X	Х	P 1	P 0	I/ D	I/ D					I/ D	I/ D	Edge

# Global Transfer Data Register (DR) to Wiper Counter Register (WCR)

CS Falling			e ty <sub>l</sub> tifie				/ice esse				ictic ode		a	D ddre		es	CS Rising
Edge	0	1	0	1	0	0	A 1	A 0	0	0	0	1	R 1	R 0	0	0	Edge

# Global Transfer Wiper Counter Register (WCR) to Data Register (DR)

CS Falling			e ty tifie	•			ice esse			stro		ion le	a	D ddre	R esse	es	CS Rising	2	HIGH-VOLT	AGE
Edge	0	1	0	1	0	0	A 1	A 0	1	0	0	0	R 1	R 0	0	0	Edge		WRITE CY	CLE

# **Read Status**

CS			e ty tifie	-			/ice				ode		a	wip ddre		es	(8	ent			By 401	te on	SC	))	<del>CS</del>
Falling Edge	0	1	0	1	0	0	A 1	A 0	0	1	0	1	0	0	0	1	0	0	0	0	0	0	0	W I P	Rising Edge

)

#### **ABSOLUTE MAXIMUM RATINGS**

Temperature under bias	65°C to +135°C
Storage temperature	65°C to +150°C
Voltage on SCK, SCL or any address	S
input with respect to V <sub>SS</sub>	1V to +7V
$\Delta V =  (V_H - V_L) $	5.5V
Lead temperature (soldering, 10s)	300°C

#### COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only; the functional operation of the device (at these or any other conditions above those listed in the operational sections of this specification) is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **RECOMMENDED OPERATING CONDITIONS**

Temp	Min.	Max.
Commercial	0°C	+70°C
Industrial	-40°C	+85°C

Device	Supply Voltage (V <sub>CC</sub> ) Limits
X9401	5V ± 10%
X9401-2.7	2.7V to 5.5V

#### ANALOG CHARACTERISTICS (Over recommended operating conditions unless otherwise stated.)

		Limits			- %-	
Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Condition
R <sub>TOTAL</sub>	End to end resistance	-20	· Ge	+20	%	
	Power rating		18.7	50	mW	25°C, each pot
I <sub>W</sub>	Wiper current	-6	C	+6	mA	
R <sub>W</sub>	Wiper resistance		150	500	Ω	Wiper Current = ± 3mA
V <sub>TERM</sub>	Voltage on any V <sub>H</sub> or V <sub>L</sub> Pin	V <sub>SS</sub>		V <sub>CC</sub>	V	V <sub>SS</sub> = 0V
	Noise		-120		dBV	Ref: 1kHz
	Resolution		1.6		%	
	Absolute linearity (1)	-1		+1	MI <sup>(3)</sup>	V <sub>w(n)(actual)</sub> - V <sub>w(n)(expected)</sub>
	Relative linearity (2)	-0.2		+0.2	MI <sup>(3)</sup>	$V_{w(n + 1)} - [V_{w(n) + MI}]$
	Temperature coefficient of R <sub>TOTAL</sub>		±300		ppm/°C	
	Ratiometric temp. coefficient			±20	ppm/°C	
C <sub>H</sub> /C <sub>L</sub> /C <sub>W</sub>	Potentiometer capacitances		10/10/25		pF	See Macro model
I <sub>AL</sub>	R <sub>H</sub> , R <sub>L</sub> , R <sub>W</sub> leakage current		0.1	10	μΑ	$V_{IN} = V_{SS}$ to $V_{CC}$ . Device is in stand-by mode.

#### **POWER-UP AND DOWN REQUIREMENTS**

The are no restrictions on the power-up or power-down conditions of  $V_{CC}$  and the voltages applied to the potentiometer pins provided that  $V_{CC}$  is always more positive than or equal to  $V_H$ ,  $V_L$ , and  $V_W$ , i.e.,  $V_{CC} \ge V_H$ ,  $V_L$ ,  $V_W$ . The  $V_{CC}$  power-up spec is always in effect.

**Notes:** (1) Absolute linearity is utilized to determine actual wiper voltage versus expected voltage as determined by wiper position when used as a potentiometer.

- (2) Relative linearity is utilized to determine the actual change in voltage between two successive tap positions when used as a potentiometer. It is a measure of the error in step size.
- (3) MI = RTOT/63 or  $(V_H V_L)/63$ , single pot

FN8190.2 September 23, 2005

### D.C. OPERATING CHARACTERISTICS (Over the recommended operating conditions unless otherwise specified.)

		Limits						
Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Conditions		
I <sub>CC1</sub>	V <sub>CC</sub> supply current (active)			400	μΑ	f <sub>SCK</sub> = 2MHz, SO = Open, Other Inputs = V <sub>SS</sub>		
I <sub>CC2</sub>	V <sub>CC</sub> supply current (nonvolatile write)			1	mA	f <sub>SCK</sub> = 2MHz, SO = Open, Other Inputs = V <sub>SS</sub>		
I <sub>SB</sub>	V <sub>CC</sub> current (standby)			1	μΑ	$SCK = SI = V_{SS}$ , Addr. = $V_{SS}$ , $CS = V_{CC}$		
ILI	Input leakage current			10	μΑ	$V_{IN} = V_{SS}$ to $V_{CC}$		
I <sub>LO</sub>	Output leakage current			10	μΑ	$V_{OUT} = V_{SS}$ to $V_{CC}$		
$V_{IH}$	Input HIGH voltage	V <sub>CC</sub> x 0.7		V <sub>CC</sub> + 0.5	V			
V <sub>IL</sub>	Input LOW voltage	-0.5		V <sub>CC</sub> x 0.1	V			
V <sub>OL</sub>	Output LOW voltage			0.4	V	I <sub>OL</sub> = 3mA		

#### **ENDURANCE AND DATA RETENTION**

Parameter	Min.	Unit
Minimum endurance	100,000	Data changes per bit per register
Data retention	100	years

#### **CAPACITANCE**

Symbol	Test	Max.	Unit	Test Condition
C <sub>OUT</sub> <sup>(4)</sup>	Output capacitance (SO)	8	pF	$V_{OUT} = 0V$
C <sub>IN</sub> <sup>(4)</sup>	Input capacitance (A0, A1, SI, and SCK)	6	pF	$V_{IN} = 0V$

#### **POWER-UP TIMING**

Symbol	Parameter	Min.	Max.	Unit
t <sub>r</sub> V <sub>CC</sub> <sup>(6)</sup>	V <sub>CC</sub> Power-up rate	0.2	50	V/ms
t <sub>PUR</sub> <sup>(5)</sup>	Power-up to initiation of read operation		1	ms
t <sub>PUW</sub> <sup>(5)</sup>	Power-up to initiation of write operation		5	ms


### **A.C. TEST CONDITIONS**

Input pulse levels	V <sub>CC</sub> x 0.1 to V <sub>CC</sub> x 0.9
Input rise and fall times	10ns
Input and output timing level	V <sub>CC</sub> x 0.5

Notes: (4) This parameter is periodically sampled and not 100% tested

- (5) t<sub>PUR</sub> and t<sub>PUW</sub> are the delays required from the time the (last) power supply (V<sub>CC</sub>-) is stable until the specific instruction can be issued. These parameters are periodically sampled and not 100% tested.
- (6) This is not a tested or guaranteed parameter and should be used only as a guideline.

### **EQUIVALENT A.C. LOAD CIRCUIT**



# X9401

# **AC TIMING**

Symbol	Parameter	Min.	Max.	Unit
fsck	SSI/SPI clock frequency		2.0	MHz
tCYC	SSI/SPI clock cycle rime	500		ns
t <sub>WH</sub>	SSI/SPI clock high rime	200		ns
t <sub>WL</sub>	SSI/SPI clock low time	200		ns
tLEAD	Lead time	250		ns
t <sub>LAG</sub>	Lag time	250		ns
t <sub>SU</sub>	SI, SCK, HOLD and CS input setup time	50		ns
t <sub>H</sub>	SI, SCK, HOLD and CS input hold time	50		ns
t <sub>RI</sub>	SI, SCK, HOLD and CS input rise time		2	μs
t <sub>FI</sub>	SI, SCK, HOLD and CS input fall time		2	μs
t <sub>DIS</sub>	SO output disable time	0	500	ns
$t_V$	SO output valid time		100	ns
t <sub>HO</sub>	SO output hold time	0		ns
t <sub>RO</sub>	SO output rise time	75	50	ns
t <sub>FO</sub>	SO output fall time	-0	50	ns
<sup>t</sup> HOLD	HOLD time	400		ns
t <sub>HSU</sub>	HOLD setup time	100		ns
t <sub>HH</sub>	HOLD hold time	100		ns
t <sub>HZ</sub>	HOLD low to output in high Z		100	ns
$t_{LZ}$	HOLD high to output in low Z		100	ns
Τ <sub>I</sub>	Noise suppression time constant at SI, SCK, HOLD and CS inputs		20	ns
t <sub>CS</sub>	CS deselect time	2		μs
<sup>t</sup> WPASU	WP, A0 and A1 setup time	0		ns
t <sub>WPAH</sub>	WP, A0 and A1 hold time	0		ns

# **HIGH-VOLTAGE WRITE CYCLE TIMING**

Symbol	Parameter	Тур.	Max.	Unit
t <sub>WR</sub>	High-voltage write cycle time (store instructions)	5	10	ms


# **XDCP TIMING**

Symbol	Parameter	Min.	Max.	Unit
t <sub>WRPO</sub>	Wiper response time after the third (last) power supply is stable		10	μs
t <sub>WRL</sub>	Wiper response time after instruction issued (all load instructions)		10	μs
twrid	Wiper response time from an active SCL/SCK edge (increment/decrement instruction)		450	ns


# **SYMBOL TABLE**

WAVEFORM	INPUTS	OUTPUTS	
	Must be steady	Will be steady	
	May change from Low to High	Will change from Low to High	
	May change from High to Low	Will change from High to Low	
	Don't Care: Changes Allowed	Changing: State Not Known	
	N/A	Center Line is High Impedance	


### **TIMING DIAGRAMS**




# **Output Timing**




# **Hold Timing**




# **XDCP Timing (for All Load Instructions)**



# **XDCP Timing (for Increment/Decrement Instruction)**




# Write Protect and Device Address Pins Timing




# **APPLICATIONS INFORMATION**

# **Basic Configurations of Electronic Potentiometers**




# **Application Circuits**

# Noninverting Amplifier




#### Voltage Regulator




$$V_{O}(REG) = 1.25V (1+R_2/R_1)+I_{adj} R_2$$

### Offset Voltage Adjustment




#### **Comparator with Hysteresis**




$$\begin{split} &V_{UL} = \{R_1/(R_1 + R_2)\} \ V_O(max) \\ &V_{LL} = \{R_1/(R_1 + R_2)\} \ V_O(min) \end{split}$$

#### Attenuator




#### Filter




# **Application Circuits (continued)**


# **Inverting Amplifier**



# **Equivalent L-R Circuit**




$$Z_{IN} = R_2 + s R_2 (R_1 + R_3) C_1 = R_2 + s Leq (R_1 + R_3) >> R_2$$



 $\begin{array}{l} \text{frequency} \propto R_1,\,R_2,\,C \\ \text{amplitude} \propto R_A,\,R_B \end{array}$ 

#### **PACKAGING INFORMATION**


# 24-Lead Plastic Small Outline Gull Wing Package Type S



NOTE: ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS)

#### **PACKAGING INFORMATION**

## 24-Lead Plastic, TSSOP Package Type V



#### NOTE: ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS)

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/guality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com

intersil