# WM8181



# 12-bit 2MSPS Serial Output CIS/CCD Digitiser

Advanced Information, January 2000, Rev 3.0

# **DESCRIPTION**

The WM8181 is a 12-bit resolution, 2MSPS single channel image digitiser which is designed for easy interface to either CIS or CCD linear image sensors. Data is output in serial mode. The applied clock frequency (MCLK) equals the bit rate of the data output. The sample rate of the WM8181 can be either 1/12th or 1/16th of the applied master clock frequency.

The device can be configured for either single-ended or differential input operation. In single ended input mode, a reset clamp voltage can be applied to the analogue signal, under the control of a digital signal at the CLAMP pin. The WM8181 will accept either positive or negative-going video signals at any voltage between AGND and AVDD. The ADC references are internally generated. The range of these references may be derived internally using a bandgap generator or externally using the VREFIN pin.

The WM8181 is powered from either 3.3V or 5V single supplies. The device may also be powered from split 5V and 3.3V dual supplies. Typically, the WM8181 consumes 23mA supply current in normal operation. When the device is powered down, the supply current falls to less than  $1\mu A$ .

The WM8181 is available in a 16-pin wide-body SOIC package.


# **FEATURES**

- 12-bit 2MSPS ADC
- No missing codes
- Serial output
- Simple clocking
- Internal or external ADC reference range control
- · Accepts positive or negative video
- · Rail to rail input range
- Reset-level clamp switch
- 3.3V or 5V single supplies
- 5V/3.3V dual supplies23mA supply current
- 16-pin wide body SOIC package

# **APPLICATIONS**

- · USB bus powered scanners
- · Flatbed scanners
- Sheetfeed scanners
- Contact image sensors (CIS)
- Linear CCDs

# **BLOCK DIAGRAM**




# **WOLFSON MICROELECTRONICS LTD**

Lutton Court, Bernard Terrace, Edinburgh, EH8 9NX, UK Tel: +44 (0) 131 667 9386

Fax: +44 (0) 131 667 5176 Email: sales@wolfson.co.uk http://www.wolfson.co.uk

# **PIN CONFIGURATION**



# **ORDERING INFORMATION**

DEVICE	TEMP. RANGE	PACKAGE
XWM8181CDW	0 to 70°C	16-pin SOIC wide body

# **PIN DESCRIPTION**

	NC 8		9 NC	A A The				
PIN [	PIN DESCRIPTION  PIN NAME TYPE DESCRIPTION							
PIN	NAME	TYPE	Car	DESCRIPTION				
1	AGND1	Ground	General analogue ground (0V)					
2	AGND2	Ground	Reference analogue ground (0	IV).				
3	VREFIN	Analogue input	Allows external control of the A	ADC references.				
4	VINP	Analogue input	Positive video input	Usually one of VINP or VINM will be an externally				
5	VINM	Analogue input	Negative video input	applied d.c. bias, the other will be a signal voltage.				
6	VRB	Analogue output	, and the second	pin must be connected to AGND and VRT via ecommended External Components section for details.				
7	VRT	Analogue output		pin must be connected to AGND and VRB via ecommended External Components section for details.				
8	NC		No internal connection					
9	NC		No internal connection					
10	DGND	Ground	Digital ground (0V).					
11	CLAMP	Digital input	Connects VINP and VINM tog	ether, active high.				
12	VSMP	Digital input	Video sample synchronisation pulse, at input pixel rate. Sampled on rising edge of MCLK. See Operational Timing Diagrams for details.					
13	MCLK	Digital input	Master clock. This clock can b	e applied at either 12 or 16 times the input pixel rate.				
14	DOUT	Digital output	ADC serial data output, changes on falling edge of MCLK.					
15	DVDD	Supply	Digital supply (3.3V, 5V).					
16	AVDD	Supply	Analogue supply (3.3V, 5V).					

# POSSIBLE POWER SUPPLY COMBINATIONS

COMBINATION	AVDD (VOLTS)	DVDD (VOLTS)
1	5	5
2	3.3	3.3
3	5	3.3

# **ABSOLUTE MAXIMUM RATINGS**

Absolute Maximum Ratings are stress ratings only. Permanent damage to the device may be caused by continuously operating at or beyond these limits. Device functional operating limits and guaranteed performance specifications are given under Electrical Characteristics at the test conditions specified.



ESD Sensitive Device. This device is manufactured on a CMOS process. It is therefore generically susceptible to damage from excessive static voltages. Proper ESD precautions must be taken during handling and storage of this device.

CONDITION	MIN	MAX
Digital supply voltage: DVDD	GND - 0.3V	GND + 7V
Analogue supply voltage: AVDD	GND - 0.3V	GND + 7V
Digital ground: DGND. Analogue ground: AGND1, AGND2	GND - 0.3V	GND + 0.3V
Digital inputs: MCLK, VSMP, CLAMP	GND - 0.3V	DVDD + 0.3V
Digital outputs: DOUT	GND - 0.3V	DVDD + 0.3V
Analogue inputs: VINM, VINP, VREFIN	GND - 0.3V	AVDD + 0.3V
Reference pins: VRT, VRB	GND - 0.3V	AVDD + 0.3V
	40	
Operating temperature range: T <sub>A</sub>	0°C	+70°C
Storage temperature	-65°C	+150°C
Package body temperature (soldering 10 seconds)	*O,	+240°C
Package body temperature (soldering 2 minutes)		+183°C

Notes: 1. GND denotes the voltage of any ground pin.

# RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Operating temperature range	T <sub>A</sub>		0		70	°C
Analogue supply voltage (5V)	AVDD		4.5	5.0	5.5	V
Analogue supply voltage (3.3V)	AVDD		2.97	3.3	3.63	V
Digital input and output supply voltage	DVDD		2.97	3.3	AVDD	V

<sup>2.</sup> AGND and DGND pins are intended to be operated at the same potential. Differential voltages between these pins will degrade performance.

# **ELECTRICAL CHARACTERISTICS**

### **TEST CHARACTERISTICS**

AVDD = DVDD = 2.97 to 3.63V and 4.5 to 5.5V, AGND1 = AGND2 = DGND = 0V,  $T_A$  = 0 to 70°C, MCLK = 24MHz unless otherwise stated.

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
ANALOGUE SPECIFICATION			•			•
12-bit ADC including Sample an	d Hold. No M	issing Codes Guaranteed.				
Maximum sample rate		MCLK:VSMP ratio = 12:1	2			MSPS
Input signal voltage for ADC full-scale (internal reference control)	VINP-VINM			1.5		V
Input signal voltage for ADC full-scale (external reference control)	VINP-VINM			VREFIN		V
Input signal voltage for ADC zero-scale (internal reference control)	VINP-VINM			0		V
Input signal voltage for ADC zero-scale (external reference control)	VINP-VINM		4.18.9	0		V
Differential non-linearity	DNL	. 3	5 34	0.5		LSB
Integral non-linearity	INL	20 %		1.5		LSB
Analogue Inputs		4 132	441			•
Input voltage limits	VINP, VINM		0		AVDD	V
References: VRT, VRB						•
VRT (internal reference control)		AVDD = 5V		2.85		V
		AVDD = 3.3V		1.70		V
VRB (internal reference control)		AVDD = 5V		1.35		V
		AVDD = 3.3V		0.95		V
VRT (external reference control)		AVDD = 5V		2.10 + VREFIN/2		V
		AVDD = 3.3V		1.35 + VREFIN/4		V
VRB (external reference control)		AVDD = 5V		2.10 - VREFIN/2		V
		AVDD = 3.3V		1.35 - VREFIN/4		
VRT, VRB output leakage		Power down		<1		μA
Clamp			_			
VINM to VINP leakage		CLAMP low		<1		μA
VINM to VINP resistance		CLAMP high, AVDD = 3.3V VINP = VINM = 2V		50		Ω
VINM to VINP resistance		CLAMP high, AVDD = 5V VINP = VINM = 1.4V		30		Ω

#### **TEST CHARACTERISTICS**

AVDD = DVDD = 2.97 to 3.63V and 4.5 to 5.5V, AGND1 = AGND2 = DGND = 0V,  $T_A = 0$  to  $70^{\circ}C$ , MCLK = 24MHz unless otherwise stated.

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
DIGITAL SPECIFICATION						
Digital Inputs						
High level input voltage	V <sub>IH</sub>		0.8 * DVDD			V
Low level input voltage	V <sub>IL</sub>				0.2 * DVDD	V
High level input current				<1		μA
Low level input current				<1		μA
Input capacitance				5		pF
Digital Outputs						
High level output voltage		I <sub>OH</sub> = 1mA	DVDD - 0.5			V
Low level output voltage		I <sub>OL</sub> = -1mA			0.5	V
High impedance output current				<1		μΑ
OVERALL SYSTEM SPECIFICAT	TION					
Supply Currents						
Total analogue supply current –		AVDD = DVDD = 5V	4	21		mA
active		AVDD = DVDD = 3.3V	4 15 1	19		mA
Total digital supply current –		AVDD = DVDD = 5V	3: 3°	2		mA
active		AVDD = DVDD = 3.3V	73 _ C	1		mA
Supply current – disabled		AVDD = DVDD = 5V	-440	<1		μΑ
		AVDD = DVDD = 3.3V	0,	<1		μΑ




Figure 1 Clock Inputs and Data Output

# **TEST CHARACTERISTICS**

AVDD = DVDD = 2.97 to 3.63V and 4.5 to 5.5V, AGND1 = AGND2 = DGND = 0V,  $T_A = 0$  to  $70^{\circ}C$ , MCLK = 24MHz unless otherwise stated.

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Maximum MCLK period	t <sub>PER</sub>		41.7			ns
MCLK high	t <sub>MCLKH</sub>		16			ns
MCLK low	t <sub>MCLKL</sub>		16			ns
VSMP data set-up time	t <sub>VSMPSU</sub>		10			ns
VSMP data hold time	t <sub>VSMPH</sub>		10			ns
MCLK to DOUT propagation delay	t <sub>PD</sub>	AVDD = DVDD = 5V		10		ns
MCLK to DOUT propagation delay	t <sub>PD</sub>	AVDD = DVDD = 3.3V		15		ns

Note: Parameters are measured at 50% of the rising/falling edge.





Figure 2 Power Down/Power Up

# **TEST CHARACTERISTICS**

AVDD = DVDD = 2.97 to 3.63V and 4.5 to 5.5V, AGND1 = AGND2 = DGND = 0V,  $T_A = 0$  to  $70^{\circ}C$ , MCLK = 24MHz unless otherwise stated.

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
VSMP to DOUT enabled	t <sub>PZE</sub>		43	10		ns
VSMP to DOUT enabled	t <sub>PZE</sub>	AVDD = DVDD = 3.3V	AN	10		ns
MCLK to DOUT disabled	t <sub>PZD</sub>	36		10		ns
MCLK to DOUT disabled	t <sub>PZD</sub>	AVDD = DVDD = 3.3V		10		ns
MCLK to DOUT propagation delay	t <sub>PD</sub>	132	Win	10		ns
MCLK to DOUT propagation delay	t <sub>PD</sub>	AVDD = DVDD = 3.3V		15		ns

Note: Parameters are measured at 50% of the rising/falling edge.



**Figure 3 Input Video Timing** 

# TEST CHARACTERISTICS

AVDD = DVDD = 2.97 to 3.63V and 4.5 to 5.5V, AGND1 = AGND2 = DGND = 0V,  $T_A = 0$  to  $70^{\circ}C$ , MCLK = 24MHz unless otherwise stated.

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Input video set-up time	t <sub>VSU</sub>			10		ns
Input video hold time	t∨H			20		ns

Notes: 1. t<sub>VSU</sub> and t<sub>RSU</sub> denote the set-up time required from when the input video signal has settled.

2. Parameters are measured at 50% of the rising/falling edge.

## **DEVICE DESCRIPTION**

### INTRODUCTION

The WM8181 is a serial output ADC that is designed to digitise analogue signals directly from CIS and CCD sensors. The reset or reference level and video level from the sensor outputs are sampled using an internal Sample and Hold circuit with an optional black level Clamp. The difference between the sampled levels is passed onto a pipeline ADC with internally generated references where it is converted into a 12-bit digital output. Please refer to the block diagram shown on page 1.

### **GENERAL OPERATION**

#### SAMPLE AND HOLD

The WM8181 Sample and Hold samples signals from the VINP and VINM inputs. VINM and VINP are connected to the sensor video output and a black level reference. No external buffering is required as long as the input signals have settled before the samples are taken. The black level reference can be provided by either the sensor or a separate circuit. Both inputs are sampled simultaneously and the difference is passed on to the ADC to be converted.

For positive-going sensor outputs, VINP is used to input the video signal and VINM is used as the black level reference. For negative-going sensor outputs, VINM is used as the video input and VINP is used as the black level reference.

#### **CLAMP**

For a.c. (capacitively) coupled CCD signals, VINP and VINM may be connected together via the optional internal clamp switch, which is controlled by the CLAMP pin. The switch is closed during the reset period of the sensor output and open during the video period, allowing reset level clamping to be performed. This ensures that the input signal is maintained within the input voltage limits of the device, and that the true value of the video signal is processed.

### **ADC**

The ADC converts the differential output from the Sample and Hold into 12-bit digital data ensuring no missing codes in the final digitised output. The 12-bit parallel output from the ADC is transformed into serial format, which is available to the user at the DOUT pin, MSB first.

#### REFERENCES

The WM8181 has internally generated references, which are controlled via the VREFIN pin. These references are used to set the upper (VRT) and lower limits (VRB) of the ADC range and the full-scale input range (VINP – VINM) of the device.

If VREFIN is tied to AVDD, the internal bandgap generator is used to determine the full-scale range. If VREFIN is not tied to AVDD, the full-scale range is determined by the voltage on the VREFIN pin. This is shown in Table 1. The ADC reference voltages, VRT and VRB, are driven onto the VRT and VRB pins by internal amplifiers in the WM8181. Only external decoupling capacitors are required for the VRT and VRB pins.

SUPPLY (V)	VREFIN (V)	REFERENCE CONTROL	INPUT VOLTAGE (VINP-VINM) FOR ZERO (0) OUTPUT CODE	INPUT VOLTAGE (VINP- VINM) FOR FULL-SCALE (+4095) OUTPUT CODE
5	AVDD	Internal	0	1.5
5	0.5 - 2	External	0	VREFIN
3.3	AVDD	Internal	0	1.5
3.3	0.75 - 1.5	External	0	VREFIN

Table 1 VREFIN and ADC Input Voltage Requirements for Internal and External Reference Control

# **OVERALL TIMING**

The WM8181 input sampling, conversion and data output is controlled by externally applied MCLK and VSMP clocks. Please refer to the Operational Timing Diagrams (Figures 4 and 5) shown at the end of this section.

#### 12:1 MCLK: VSMP RATIO OPERATION

MCLK can run at speeds of up to 24MHz. VSMP is a pulse one MCLK period long, with 12 times the period of MCLK. VSMP must cover one rising edge of MCLK.

If VSMP is high for more than one MCLK rising edge, the last MCLK rising edge that is covered is defined as the starting point and the video signal will be sampled on the next rising edge of MCLK. Output data being processed at this time may be corrupted.

VSMP should be held low for 11 MCLK rising edges, then pulsed high for the 12th MCLK rising edge to produce an MCLK:VSMP ratio of 12:1. If VSMP is held low for less than 11 MCLK rising edges, the device will reset to the starting point and the video signal will be sampled on the next rising edge of MCLK. Output data being processed during this time may be corrupted.

#### 16:1 MCLK: VSMP RATIO OPERATION

The WM8181 can also operate with an MCLK:VSMP ratio of 16:1. Video signal sampling is performed in the same manner as in 12:1 operation except that the device will wait an extra four MCLK periods for the next VSMP pulse to go low before sampling the video signal.

#### **DEVICE LATENCY**

For 12:1 operation, the WM8181 will start to output valid data MSB first on the falling edge of MCLK 24.5 MCLK periods after the sampling instant (first rising edge of MCLK after VSMP goes low) for that pixel. The device continues to output the data on the next 11 falling edges of MCLK

For 16:1 operation, the output latency increases to 32.5 MCLK periods after the sampling instant. Data is output MSB first on this falling edge of MCLK, and continues over the next 11 falling edges of MCLK. The four bits between the end of one output and the start of the next will be 0.

### **POWER DOWN**

If VSMP is held high for 64 MCLK rising edges, the device will power down, causing DOUT, VRT, and VRB to change into a high impedance state. The device will start powering up immediately on VSMP going low, however VRT and VRB will take some time to recover and settle, depending on how their voltages have decayed during power down and the decoupling capacitors used. Typically for 1µF decoupling capacitors the amount of time taken for VRT and VRB to recover may be up to 10ms. If 0.1µF capacitors are used, this time will decrease to typically 1ms.

### **OPERATIONAL TIMING DIAGRAMS**




Figure 4 12:1 Operation




Figure 5 16:1 Operation

### APPLICATIONS RECOMMENDATIONS

## INTRODUCTION

The WM8181 is a mixed signal device, therefore careful PCB layout is required. The following section contains PCB layout guidelines, which are recommended for optimal performance from the WM8181, and some typical application circuits.

### **PCB LAYOUT**

- 1) Use separate analogue and digital power and ground planes. The analogue and digital ground planes should be connected as close as possible to, or underneath, the WM8181.
- Place all supply decoupling capacitors as close as possible to their respective supply pins and provide a low impedance path from the capacitors to the appropriate ground.
- Avoid noise on AGND pins 1 and 2.
- 4) Avoid noise on reference pins VRT and VRB. Place the decoupling capacitors as close as possible to these pins and provide a low impedance path from the capacitors to analogue ground.
- 5) When VREFIN is used as an external reference control, any noise on VREFIN will degrade the performance of the ADC. In this case, VREFIN must be carefully de-coupled to AGND.
- 6) Minimise load capacitance on digital output DOUT. Capacitive loads of greater than 20pF will degrade performance. Use buffers if necessary and keep tracks short.

### TYPICAL APPLICATIONS

The WM8181 is intended for colour scanner applications using a line-by-line architecture and monochrome scanners, as used in fax machines.

The low pincount and simple digital interface gives the scanner designer the opportunity to place the ADC near to the sensor. This allows the video information to be converted into the digital domain as early as possible in the signal chain and minimises analogue noise problems. In the typical architecture of a flatbed scanner, this means that only power and digital signals appear on the ribbon minimising crosstalk between the digital clocks and analogue video signals. Care must be taken to avoid any increase in EMI generated by the higher clock rates on the ribbon cable.

### **CIS SCANNER**

The WM8181 is ideal for use in CIS based scanners where the video output is supplied on a single output pin. This is true of the majority of colour CIS and all monochrome CIS.

In general, CIS devices provide a video output that becomes more positive for more illumination. This situation corresponds to the d.c. Coupled Positive Video diagram, Figure 6. The value of the black reference voltage should be set to be slightly less than the black level output from the CIS to ensure that the black never saturates.




Figure 6 d.c. Coupled Positive Video

Some of the newer CIS devices have a reference voltage that corresponds closely to the black level. In most cases this reference voltage cannot be applied directly to the VINM pin because the black video output can go below this value and will be outside the range of the ADC. To overcome this, VINM should be driven from a voltage that is slightly more negative than the CIS reference voltage. This is shown in Figure 7. The input current to VINM is small but care should be taken to ensure that R2 and R3 do not load the CIS reference circuit.




Figure 7 CIS with Reference Voltage

### **CCD SCANNER**

The differential nature of the WM8181 allows it to interface as easily to CCD sensors as to CIS. The negative going video simply requires that the VINP and VINM pins are swapped over so that the video signal is applied to VINM and the reference voltage is applied to VINP. The d.c. level of the CCD output must lie within the input limits of the WM8181. A level shifter may be required to ensure this. See Figure 8.




Figure 8 d.c. Coupled Negative Video

### **USING THE INTERNAL CLAMP**

When using a CCD it is recommended that the designer use a.c. (capacitive) coupling between the CCD output buffer and the input to the WM8181, shown in Figure 9. A CCD sensor has a negative going video signal superimposed on a d.c. voltage of around 6V. The series capacitor between the CCD buffer and the input to the WM8181 removes this large d.c. voltage while still allowing the video signal through.




Figure 9 a.c. Coupled Negative Video

During the reset period of the video waveform the user applies a logic high signal to the CLAMP pin, connecting the VINP pin to the VINM pin. This is illustrated in Figure 10. This has the effect of charging, or discharging, the VINM side of the coupling capacitor to the black reference voltage applied to VINP. When the CLAMP pin is taken low again the voltage across the capacitor will stay at a fixed value and the input to the WM8181 will follow the output from the CCD. The WM8181 therefore converts the true value of the video signal,  $V_{RS} - V_{VS}$ .




Figure 10 Clamp Switch Operation.

# ADJUSTING THE ADC INPUT RANGE

The WM8181 normally uses an internal bandgap reference to generate the ADC reference voltages. With the recommended decoupling on the VRT and VRB pins, this ensures that the ADC receives the cleanest reference voltages and thus achieves the optimum performance. The full scale input range of the ADC is fixed in this mode to be 1.5V and is largely independent of supply voltage variations. VREFIN should be connected to AVDD in this case.

It is possible to adjust the input range of the ADC by applying an externally generated voltage to the VREFIN pin. The value of the ADC references and the corresponding input range of the ADC can be determined from Table 1 in the Device Description section of this datasheet. Care must be taken to avoid any noise on the VREFIN pin, as any noise on this pin with respect to AGND will degrade the performance of the WM8181.

# RECOMMENDED EXTERNAL COMPONENTS





Figure 6 Recommended External Components Diagram

COMPONENT REFERENCE	SUGGESTED VALUE	DESCRIPTION
C1	0.1μF	Decoupling for DVDD.
C2	0.1μF	Decoupling for AVDD.
C3	0.1μF	High frequency decoupling between VRT and VRB.
C4	1μF	Low frequency decoupling between VRT and VRB (non-polarised, optional).
C5	0.1μF	Decoupling for VRB.
C6	0.1μF	Decoupling for VRT.
C7	10μF	Reservoir capacitor for DVDD.
C8	10μF	Reservoir capacitor for AVDD.

Table 2 External Components Description

# **PACKAGE DIMENSIONS**



	Dimensions		Dimensions	
Symbols	(mm)		(Inches)	
	MIN	MAX	MIN	MAX
Α	2.35	2.65	0.0926	0.1043
$A_1$	0.10	0.30	0.0040	0.0118
В	0.33	0.51	0.0130	0.0200
С	0.23	0.32	0.0091	0.0125
D	10.10	10.50	0.3465	0.3622
е	1.27 BSC		0.0500 BSC	
E	7.40	7.60	0.2914	0.2992
h	0.25	0.75	0.0100	0.0290
Н	10.00	10.65	0.3940	0.4190
L	0.40	1.27	0.0160	0.0500
α	0°	8°	0°	8°
		•	-	•
REF:	JEDEC.95, MS-013			

- NOTES:
  A. ALL LINEAR DIMENSIONS ARE IN MILLIMETERS (INCHES).
  B. THIS DRAWING IS SUBJECT TO CHANGE WITHOUT NOTICE.
  C. BODY DIMENSIONS DO NOT INCLUDE MOLD FLASH OR PROTRUSION, NOT TO EXCEED 0.25MM (0.010IN).
  D. MEETS JEDEC.