

PRELIMINARY CUSTOMERPROCUREMENTSPECIFICATION

Z90110/120/130

40-PINLOW-COST DIGITAL TELEVISION CONTROLLER

FEATURES

	ROM	RAM*	Speed
n Part	(KB)	(Kbyte)	(MHz)
Z90110	4	236	4
Z90120	6	236	4
Z90130	8	236	4
*General-Pur	pose		

- n 40-Pin DIP Package
- n 4.5V to 5.5V Operating Range
- n 0°C to +70°C Temperature Range
- n Low-Power Consumption

- n On-Screen Display (OSD) Logic Circuits
- n One 14-Bit and Three 6-Bit Pulse Width Modulator (PWM) Circuits
- n 24 Input/Output Lines
- n Program Memory, Video RAM, and Register File Address Spaces
- n Two On-Chip Counter/Timers

GENERAL DESCRIPTION

The Z901XX 40-pin Digital Television Controller is a cost-effective member of the Z8® single-chip microcontroller family. The device provides an ideal performance and reliability solution for consumer and industrial television applications.

The Z901XX offers mask-programmed ROM, which enables the Z8 microcontroller to be used in a high-volume production application device embedded with a custom program (customer-supplied program) and combines to provide support for mid-range and low-end TV applications.

The device features an 8-bit internal data path controlled by a Z8 microcontroller, On-Screen Display (OSD) logic circuits, and Pulse Width Modulators (PWM). On-chip peripherals include two register mapped I/O ports (Ports 2 and Port 3), interrupt control logic (one software, two external and three internal interrupts) and a standby mode recovery input port (Port 3, pin P30).

The OSD control circuits support six rows by 20 columns of characters. The character color is specified by row. One of the eight rows is assigned to show two kinds of colors for bar type displays such as volume control. The OSD is capable of displaying either low resolution (5x7 dot pattern) or high resolution (11x15 dot pattern) characters.

A 14-bit PWM port provides enough voltage resolution for a voltage synthesizer tuning system. Three 6-bit PWM ports are used for controlling audio signal levels, and Three 8-bit PWM ports used to vary picture levels.

Three basic address spaces, The Program Memory, Video RAM, and Register File, support a wide range of memory configurations.

For applications demanding powerful I/O capabilities, the Z901XX's dedicated input and output lines are grouped into three ports, and are configurable under software control to provide timing, status signals, parallel I/O and an address/data bus for interfacing to external memory.

To unburden the program from coping with the real-time problems such as counting/timing and data communication, the Z901XX offers two on-chip counter/timers with a large number of user selectable modes.

Notes:

All Signals with a preceding front slash, "/", are active Low, e.g.: B/W (WORD is active Low); /B/W (BYTE is active Low, only).


Power connections follow conventional descriptions below:

Connection	Circuit	Device
Power Ground	V _{cc} GND	$egin{array}{c} V_{DD} \ V_{SS} \end{array}$

CP95TEL1300 (10/95)




GENERAL DESCRIPTION (Continued)



Functional Block Diagram



PIN CONFIGURATION



40-Pin Mask-ROM Plastic DIP



ABSOLUTE MAXIMUM RATINGS

Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; operation of the device at any condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


Symbol	Parameters	Min	Max	Units	Notes
V _{cc}	Power Supply Voltage*	-0.3	+7	V	
V_{r}	Input Voltage	-0.3	$V_{cc}+0.3$	V	
$\dot{V_{_{\rm I}}}$	Input Voltage	-0.3	$V_{CC}^{cc} + 0.3$	V	[1]
$ \begin{matrix} V_{\rm I} \\ V_{\rm O} \end{matrix} $	Output Voltage	-0.3	$V_{cc}^{cc}+8.0$	V	[2,3]
I_{OH}	Output Current High		-10	mA	1 pin
I	Output Current High		-100	mA	All total
I	Output Current Low		20	mA	1 pin
I	Output Current Low		200	mA	All total
T,	Operating Temperature	†			
$\begin{matrix} I_{\text{OH}} \\ I_{\text{OL}} \\ I_{\text{OL}} \\ T_{\text{A}} \\ T_{\text{STG}} \end{matrix}$	Storage Temperature	-65	+150	C	
Notes: [1] Port 2 open-drain [2] PWM open-drain outputs [3] PWM breakdown is 13.2V (normal operation). Will withstand 16V max. (non-momentary operating). * Voltage on all pins with respect to GND. † See Ordering Information					

Notes:

- [1] Port 2 open-drain
- [2] PWM open-drain outputs
- [3] PWM breakdown is 13.2V (normal operation). Will withstand 16V max. (non-momentary operating).
- Voltage on all pins with respect to GND.
- See Ordering Information

STANDARD TEST CONDITIONS

The characteristics listed below apply for standard test conditions as noted. All voltages are referenced to GND. Positive current flows into the referenced pin (Test Load Diagram).



Test Load Diagram



CAPACITANCE

 $T_A=25$ °C; $V_{CC}=GND=0V$; Freq=1.0 MHz; unmeasured pins to GND.

Parameter	Max	Units	
Input capacitance	10	pF	
Output capacitance	20	pF	
I/O capacitance	25	pF	
AFC _{IN} input capacitance	10	pF	

DC CHARACTERISTICS

 $T_A = 0$ °C to +70°C; $V_{CC} = +4.5V$ to +5.5V; $F_{OSC} = 4$ MHz


Sym	Parameter	T _A =0°C Min	to +70°C Max	Typical @ 25°C	Units	Conditions
$egin{array}{c} V_{IL} \ V_{ILC} \ V_{IH} \ \end{array}$	Input Voltage Low Input XTAL/Osc In Low Input Voltage XTAL/Osc In High	0 0.7 V _{CC}	$\begin{array}{c} 0.2 \ \mathrm{V_{cc}} \\ 0.07 \ \mathrm{V_{cc}} \\ \mathrm{V_{cc}} \end{array}$	1.48 0.98 3.2	V V	External Clock Generator Driven External Clock Generator Driven
V _{IHC} V _{HY} V _{PU}	Input XTAL/Osc In High Schmitt Hysteresis Maximum Pull-Up Voltage	0.8 V _{CC} 0.1 V _{CC}	V _{cc} 12	3.0 0.8	V V V	External Clock Generator Driven [1]
V _{OL}	Output Voltage Low		0.4 0.4	0.16 0.19	V V	$I_{OL} = 1.00 \text{ mA}$ $I_{OL} = 0.75 \text{ mA} [1]$
V ₀₀₋₀₁ V ₀₁₋₁₁ V _{OH}	AFC Level 01 In AFC Level 11 In Output Voltage High	$0.5 \ V_{\rm cc} \ V_{\rm cc} - 0.4$	0.45 V _{cc} 0.75 V _{cc}	1.9 3.12 4.75	V V V	I _{OH} =-0.75 mA
I_{IR} I_{IL} I_{OL}	Reset Input Current Input Leakage Tri-State Leakage	-3.0 -3.0	-80 3.0 3.0	-46 0.01 0.02	μΑ μΑ μΑ	V _{RL} =0V 0V,V _{CC} 0V,V _{CC}
$I_{\text{CC}} \\ I_{\text{CC1}} \\ I_{\text{CC2}}$	Supply Current		20 6 10	13.2 3.2 2.0	mA mA μA	All inputs at rail All inputs at rail All inputs at rail

Note:


[1] PWM open-drain



AC CHARACTERISTICS Timing Diagrams



External Clock




Interrupt Request



AC CHARACTERISTICS

Timing Diagrams (Continued)





AC CHARACTERISTICS

 $T_A = 0^{\circ} \text{ C to } +70^{\circ} \text{ C}; V_{CC} = +4.5 \text{V to } +5.5 \text{V}; F_{OSC} = 4 \text{ MHz}$

No	Symbol	Parameter	Min	Max	Unit
1	ТрС	Input Clock Period	250	1000	n s
2	TrC,TfC	Clock Input Rise and Fall		15	n s
3	TwC	Input Clock Width	70		n s
4	TwTinL	Timer Input Low Width	70		n s
5	TwTinH	Timer Input High Width	3TpC		
6	TpTin	Timer Input Period	8TpC		
7	TrTin,TfTin	Timer Input Rise and Fall		100	n s
8 a	TwIL	Int Req Input Low	70		n s
8 b	TwIL		3TpC		
9	TwIH	Int Request Input High	3TpC		
10	TdPOR	Power On Reset Delay	25	100	m s
11	TdLVIRES	Low Voltage Detect to Internal RESET Condition	200		n s
12	TwRES	Reset Minimum Width	5TpC		
13	TdHsOI	H_{sync} Start to V_{osc} Stop	2TpV	3TpV	
14	TdHsOh	$H_{\text{sync}}^{\text{sync}}$ End to $V_{\text{osc}}^{\text{osc}}$ Start	34 34 A	1TpV	
15	TdWDT	WDT Refresh Time	2373	12	m s
Note: Refer to D	OC Characteristics for det	tails on switching levels.	5TpC 2TpV		

© 1995 by Zilog, Inc. All rights reserved. No part of this document may be copied or reproduced in any form or by any means without the prior written consent of Zilog, Inc. The information in this document is subject to change without notice. Devices sold by Zilog, Inc. are covered by warranty and patent indemnification provisions appearing in Zilog, Inc. Terms and Conditions of Sale only. Zilog, Inc. makes no warranty, express, statutory, implied or by description, regarding the information set forth herein or regarding the freedom of the described devices from intellectual property infringement. Zilog, Inc. makes no warranty of merchantability or fitness for any purpose. Zilog, Inc. shall not be responsible for any errors that may appear in this document. Zilog, Inc. makes no commitment to update or keep current the information contained in this document.

Zilog's products are not authorized for use as critical components in life support devices or systems unless a specific written agreement pertaining to such intended use is executed between the customer and Zilog prior to use. Life support devices or systems are those which are intended for surgical implantation into the body, or which sustains life whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

Zilog, Inc. 210 East Hacienda Ave. Campbell, CA 95008-6600 Telephone (408) 370-8000 FAX 408 370-8056 Internet: //www.zilog.com